Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 2f49472d authored by Gauri Joshi's avatar Gauri Joshi
Browse files

ARM: dts: msm: add MX entries for PCIe EP on sdxlemur 

To properly support PCIe Gen4 on sdxlemur, PCIe needs to vote
and scale MX rails accordingly. Add the required MX entries to
enable PCIe EP driver to do so for sdxlemur.

Change-Id: Ibebb2ac470fbe1ed22c9f4bd7e902de5e71c81fc
parent e74cb183

qcom/sdxlemur.dtsi

+2 −0
Original line number Diff line number Diff line
@@ -925,9 +925,11 @@ 
		gdsc-vdd-supply = <&gcc_pcie_gdsc>;

		vreg-1p8-supply = <&pmx65_l1>;

		vreg-0p9-supply = <&pmx65_l4>;

		vreg-mx-supply = <&VDD_MXA_LEVEL>;



		qcom,vreg-1p8-voltage-level = <1200000 1200000 3000>;

		qcom,vreg-0p9-voltage-level = <912000 912000 132000>;

		qcom,vreg-mx-voltage-level = <RPMH_REGULATOR_LEVEL_MAX RPMH_REGULATOR_LEVEL_NOM 0>;



		clocks = <&gcc GCC_PCIE_PIPE_CLK>,

			<&gcc GCC_PCIE_CFG_AHB_CLK>,