Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 2e710fc3 authored by Anson Huang's avatar Anson Huang Committed by Daniel Lezcano
Browse files

dt-bindings: timer: gpt: update binding doc 



The i.MX GPT timer driver binding doc is out of date,
update it according to current GPT timer driver.

Signed-off-by: default avatarAnson Huang <Anson.Huang@nxp.com>
Reviewed-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarDaniel Lezcano <daniel.lezcano@linaro.org>
parent 7d105321

Documentation/devicetree/bindings/timer/fsl,imxgpt.txt

+33 −6
Original line number Diff line number Diff line
@@ -2,17 +2,44 @@ Freescale i.MX General Purpose Timer (GPT) 


Required properties:



- compatible : should be "fsl,<soc>-gpt"

- reg : Specifies base physical address and size of the registers.

- interrupts : A list of 4 interrupts; one per timer channel.

- clocks : The clocks provided by the SoC to drive the timer.

- compatible : should be one of following:

  for i.MX1:

  - "fsl,imx1-gpt";

  for i.MX21:

  - "fsl,imx21-gpt";

  for i.MX27:

  - "fsl,imx27-gpt", "fsl,imx21-gpt";

  for i.MX31:

  - "fsl,imx31-gpt";

  for i.MX25:

  - "fsl,imx25-gpt", "fsl,imx31-gpt";

  for i.MX50:

  - "fsl,imx50-gpt", "fsl,imx31-gpt";

  for i.MX51:

  - "fsl,imx51-gpt", "fsl,imx31-gpt";

  for i.MX53:

  - "fsl,imx53-gpt", "fsl,imx31-gpt";

  for i.MX6Q:

  - "fsl,imx6q-gpt", "fsl,imx31-gpt";

  for i.MX6DL:

  - "fsl,imx6dl-gpt";

  for i.MX6SL:

  - "fsl,imx6sl-gpt", "fsl,imx6dl-gpt";

  for i.MX6SX:

  - "fsl,imx6sx-gpt", "fsl,imx6dl-gpt";

- reg : specifies base physical address and size of the registers.

- interrupts : should be the gpt interrupt.

- clocks : the clocks provided by the SoC to drive the timer, must contain

           an entry for each entry in clock-names.

- clock-names : must include "ipg" entry first, then "per" entry.



Example:



gpt1: timer@10003000 {

	compatible = "fsl,imx27-gpt", "fsl,imx1-gpt";

	compatible = "fsl,imx27-gpt", "fsl,imx21-gpt";

	reg = <0x10003000 0x1000>;

	interrupts = <26>;

	clocks = <&clks 46>, <&clks 61>;

	clocks = <&clks IMX27_CLK_GPT1_IPG_GATE>,

		 <&clks IMX27_CLK_PER1_GATE>;

	clock-names = "ipg", "per";

};