Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 2d2c9a8d authored by Andrzej Hajda's avatar Andrzej Hajda Committed by Kukjin Kim
Browse files

ARM: dts: add display power domain for exynos5250 



The patch adds domain definition and references to it in appropriate devices.

Signed-off-by: default avatarAndrzej Hajda <a.hajda@samsung.com>
[mszyprow: rebased onto generic power domains dt bindings]
Signed-off-by: default avatarMarek Szyprowski <m.szyprowski@samsung.com>
Tested-by: default avatarJavier Martinez Canillas <javier.martinez@collabora.co.uk>
Reviewed-by: default avatarJavier Martinez Canillas <javier.martinez@collabora.co.uk>
Signed-off-by: default avatarKukjin Kim <kgene@kernel.org>
parent c950ea68

arch/arm/boot/dts/exynos5250.dtsi

+10 −0
Original line number Diff line number Diff line
@@ -105,6 +105,12 @@ 
		#power-domain-cells = <0>;

	};



	pd_disp1: disp1-power-domain@100440A0 {

		compatible = "samsung,exynos4210-pd";

		reg = <0x100440A0 0x20>;

		#power-domain-cells = <0>;

	};



	clock: clock-controller@10010000 {

		compatible = "samsung,exynos5250-clock";

		reg = <0x10010000 0x30000>;
@@ -742,6 +748,7 @@ 
	hdmi: hdmi {

		compatible = "samsung,exynos4212-hdmi";

		reg = <0x14530000 0x70000>;

		power-domains = <&pd_disp1>;

		interrupts = <0 95 0>;

		clocks = <&clock CLK_HDMI>, <&clock CLK_SCLK_HDMI>,

			 <&clock CLK_SCLK_PIXEL>, <&clock CLK_SCLK_HDMIPHY>,
@@ -754,6 +761,7 @@ 
	mixer {

		compatible = "samsung,exynos5250-mixer";

		reg = <0x14450000 0x10000>;

		power-domains = <&pd_disp1>;

		interrupts = <0 94 0>;

		clocks = <&clock CLK_MIXER>, <&clock CLK_HDMI>,

			 <&clock CLK_SCLK_HDMI>;
@@ -767,6 +775,7 @@ 
	};



	dp: dp-controller@145B0000 {

		power-domains = <&pd_disp1>;

		clocks = <&clock CLK_DP>;

		clock-names = "dp";

		phys = <&dp_phy>;
@@ -774,6 +783,7 @@ 
	};



	fimd: fimd@14400000 {

		power-domains = <&pd_disp1>;

		clocks = <&clock CLK_SCLK_FIMD1>, <&clock CLK_FIMD1>;

		clock-names = "sclk_fimd", "fimd";

	};