Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 2d08f87f authored by William Cohen's avatar William Cohen Committed by Arnaldo Carvalho de Melo
Browse files

perf vendor events intel: Fix Load_Miss_Real_Latency on CLX 



Fix incorrect event names for the Load_Miss_Real_Latency metric for
Cascadelake server in the same manner as commit 91b2b970 for SKL/SKX.

Signed-off-by: default avatarWilliam Cohen <wcohen@redhat.com>
Reviewed-by: default avatarAndi Kleen <ak@linux.intel.com>
Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com>
Cc: Jiri Olsa <jolsa@redhat.com>
Cc: Namhyung Kim <namhyung@kernel.org>
Cc: Peter Zijlstra <peterz@infradead.org>
Link: http://lkml.kernel.org/r/20190129170536.22510-1-wcohen@redhat.com


Signed-off-by: default avatarArnaldo Carvalho de Melo <acme@redhat.com>
parent 173e65f6

tools/perf/pmu-events/arch/x86/cascadelakex/clx-metrics.json

+1 −1
Original line number Diff line number Diff line
@@ -73,7 +73,7 @@ 
    },

    {

        "BriefDescription": "Actual Average Latency for L1 data-cache miss demand loads",

        "MetricExpr": "L1D_PEND_MISS.PENDING / ( MEM_LOAD_RETIRED.L1_MISS_PS + MEM_LOAD_RETIRED.FB_HIT_PS )",

        "MetricExpr": "L1D_PEND_MISS.PENDING / ( MEM_LOAD_RETIRED.L1_MISS + MEM_LOAD_RETIRED.FB_HIT )",

        "MetricGroup": "Memory_Bound;Memory_Lat",

        "MetricName": "Load_Miss_Real_Latency"

    },