Loading bindings/clock/qcom,gcc.txt +1 −0 Original line number Diff line number Diff line Loading @@ -26,6 +26,7 @@ Required properties : "qcom,lahaina-gcc" - reg : shall contain base register location and length - vdd_cx-supply: The vdd_cx logic rail supply. - #clock-cells : shall contain 1 - #reset-cells : shall contain 1 Loading qcom/lahaina.dtsi +1 −0 Original line number Diff line number Diff line Loading @@ -590,6 +590,7 @@ compatible = "qcom,lahaina-gpucc", "syscon"; reg = <0x3d90000 0x9000>; reg-names = "cc_base"; vdd_mx-supply = <&VDD_MXA_LEVEL>; #clock-cells = <1>; #reset-cells = <1>; }; Loading Loading
bindings/clock/qcom,gcc.txt +1 −0 Original line number Diff line number Diff line Loading @@ -26,6 +26,7 @@ Required properties : "qcom,lahaina-gcc" - reg : shall contain base register location and length - vdd_cx-supply: The vdd_cx logic rail supply. - #clock-cells : shall contain 1 - #reset-cells : shall contain 1 Loading
qcom/lahaina.dtsi +1 −0 Original line number Diff line number Diff line Loading @@ -590,6 +590,7 @@ compatible = "qcom,lahaina-gpucc", "syscon"; reg = <0x3d90000 0x9000>; reg-names = "cc_base"; vdd_mx-supply = <&VDD_MXA_LEVEL>; #clock-cells = <1>; #reset-cells = <1>; }; Loading