Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 26f11085 authored by David Panariti's avatar David Panariti Committed by Alex Deucher
Browse files

drm/amdgpu: New header for fields needed to determine state of ECC. 



Add header files with ECC related definitions
(MASKs, SHIFTs, DEFAULTs and OFFSETS).

Signed-off-by: default avatarDavid Panariti <David.Panariti@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 6ba43581

drivers/gpu/drm/amd/include/asic_reg/vega10/UMC/umc_6_0_default.h

0 → 100644
+31 −0
Original line number Diff line number Diff line 
/*

 * Copyright (C) 2017  Advanced Micro Devices, Inc.

 *

 * Permission is hereby granted, free of charge, to any person obtaining a

 * copy of this software and associated documentation files (the "Software"),

 * to deal in the Software without restriction, including without limitation

 * the rights to use, copy, modify, merge, publish, distribute, sublicense,

 * and/or sell copies of the Software, and to permit persons to whom the

 * Software is furnished to do so, subject to the following conditions:

 *

 * The above copyright notice and this permission notice shall be included

 * in all copies or substantial portions of the Software.

 *

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS

 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,

 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL

 * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN

 * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN

 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

 */



#ifndef _umc_6_0_DEFAULT_HEADER

#define _umc_6_0_DEFAULT_HEADER



#define mmUMCCH0_0_EccCtrl_DEFAULT				0x00000000



#define mmUMCCH0_0_UMC_CONFIG_DEFAULT				0x00000203



#define mmUMCCH0_0_UmcLocalCap_DEFAULT				0x00000000



#endif

drivers/gpu/drm/amd/include/asic_reg/vega10/UMC/umc_6_0_offset.h

0 → 100644
+52 −0
Original line number Diff line number Diff line 
/*

 * Copyright (C) 2017  Advanced Micro Devices, Inc.

 *

 * Permission is hereby granted, free of charge, to any person obtaining a

 * copy of this software and associated documentation files (the "Software"),

 * to deal in the Software without restriction, including without limitation

 * the rights to use, copy, modify, merge, publish, distribute, sublicense,

 * and/or sell copies of the Software, and to permit persons to whom the

 * Software is furnished to do so, subject to the following conditions:

 *

 * The above copyright notice and this permission notice shall be included

 * in all copies or substantial portions of the Software.

 *

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS

 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,

 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL

 * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN

 * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN

 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

 */



#ifndef _umc_6_0_OFFSET_H_

#define _umc_6_0_OFFSET_H_



#define mmUMCCH0_0_EccCtrl				0x0053

#define mmUMCCH0_0_EccCtrl_BASE_IDX			0

#define mmUMCCH1_0_EccCtrl				0x0853

#define mmUMCCH1_0_EccCtrl_BASE_IDX			0

#define mmUMCCH2_0_EccCtrl				0x1053

#define mmUMCCH2_0_EccCtrl_BASE_IDX			0

#define mmUMCCH3_0_EccCtrl				0x1853

#define mmUMCCH3_0_EccCtrl_BASE_IDX			0



#define mmUMCCH0_0_UMC_CONFIG				0x0040

#define mmUMCCH0_0_UMC_CONFIG_BASE_IDX			0

#define mmUMCCH1_0_UMC_CONFIG				0x0840

#define mmUMCCH1_0_UMC_CONFIG_BASE_IDX			0

#define mmUMCCH2_0_UMC_CONFIG				0x1040

#define mmUMCCH2_0_UMC_CONFIG_BASE_IDX			0

#define mmUMCCH3_0_UMC_CONFIG				0x1840

#define mmUMCCH3_0_UMC_CONFIG_BASE_IDX			0



#define mmUMCCH0_0_UmcLocalCap				0x0306

#define mmUMCCH0_0_UmcLocalCap_BASE_IDX			0

#define mmUMCCH1_0_UmcLocalCap				0x0b06

#define mmUMCCH1_0_UmcLocalCap_BASE_IDX			0

#define mmUMCCH2_0_UmcLocalCap				0x1306

#define mmUMCCH2_0_UmcLocalCap_BASE_IDX			0

#define mmUMCCH3_0_UmcLocalCap				0x1b06

#define mmUMCCH3_0_UmcLocalCap_BASE_IDX			0



#endif

drivers/gpu/drm/amd/include/asic_reg/vega10/UMC/umc_6_0_sh_mask.h

0 → 100644
+36 −0
Original line number Diff line number Diff line 
/*

 * Copyright (C) 2017  Advanced Micro Devices, Inc.

 *

 * Permission is hereby granted, free of charge, to any person obtaining a

 * copy of this software and associated documentation files (the "Software"),

 * to deal in the Software without restriction, including without limitation

 * the rights to use, copy, modify, merge, publish, distribute, sublicense,

 * and/or sell copies of the Software, and to permit persons to whom the

 * Software is furnished to do so, subject to the following conditions:

 *

 * The above copyright notice and this permission notice shall be included

 * in all copies or substantial portions of the Software.

 *

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS

 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,

 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL

 * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN

 * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN

 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

 */



#ifndef _umc_6_0_SH_MASK_HEADER

#define _umc_6_0_SH_MASK_HEADER



#define UMCCH0_0_EccCtrl__RdEccEn_MASK   0x00000400L

#define UMCCH0_0_EccCtrl__RdEccEn__SHIFT   0xa

#define UMCCH0_0_EccCtrl__WrEccEn_MASK   0x00000001L

#define UMCCH0_0_EccCtrl__WrEccEn__SHIFT   0x0



#define UMCCH0_0_UMC_CONFIG__DramReady_MASK   0x80000000L

#define UMCCH0_0_UMC_CONFIG__DramReady__SHIFT   0x1f



#define UMCCH0_0_UmcLocalCap__EccDis_MASK   0x00000001L

#define UMCCH0_0_UmcLocalCap__EccDis__SHIFT   0x0



#endif