Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1ea2a20e authored by Oded Gabbay's avatar Oded Gabbay Committed by Greg Kroah-Hartman
Browse files

habanalabs: add Goya registers header files 



This patch just adds a lot of header files that contain description of
Goya's registers.

Signed-off-by: default avatarOded Gabbay <oded.gabbay@gmail.com>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent c4d66343

drivers/misc/habanalabs/include/goya/asic_reg/cpu_ca53_cfg_masks.h

0 → 100644
+191 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0

 *

 * Copyright 2016-2018 HabanaLabs, Ltd.

 * All Rights Reserved.

 *

 */



/************************************

 ** This is an auto-generated file **

 **       DO NOT EDIT BELOW        **

 ************************************/



#ifndef ASIC_REG_CPU_CA53_CFG_MASKS_H_

#define ASIC_REG_CPU_CA53_CFG_MASKS_H_



/*

 *****************************************

 *   CPU_CA53_CFG (Prototype: CA53_CFG)

 *****************************************

 */



/* CPU_CA53_CFG_ARM_CFG */

#define CPU_CA53_CFG_ARM_CFG_AA64NAA32_SHIFT                         0

#define CPU_CA53_CFG_ARM_CFG_AA64NAA32_MASK                          0x3

#define CPU_CA53_CFG_ARM_CFG_END_SHIFT                               4

#define CPU_CA53_CFG_ARM_CFG_END_MASK                                0x30

#define CPU_CA53_CFG_ARM_CFG_TE_SHIFT                                8

#define CPU_CA53_CFG_ARM_CFG_TE_MASK                                 0x300

#define CPU_CA53_CFG_ARM_CFG_VINITHI_SHIFT                           12

#define CPU_CA53_CFG_ARM_CFG_VINITHI_MASK                            0x3000



/* CPU_CA53_CFG_RST_ADDR_LSB */

#define CPU_CA53_CFG_RST_ADDR_LSB_VECTOR_SHIFT                       0

#define CPU_CA53_CFG_RST_ADDR_LSB_VECTOR_MASK                        0xFFFFFFFF



/* CPU_CA53_CFG_RST_ADDR_MSB */

#define CPU_CA53_CFG_RST_ADDR_MSB_VECTOR_SHIFT                       0

#define CPU_CA53_CFG_RST_ADDR_MSB_VECTOR_MASK                        0xFF



/* CPU_CA53_CFG_ARM_RST_CONTROL */

#define CPU_CA53_CFG_ARM_RST_CONTROL_NCPUPORESET_SHIFT               0

#define CPU_CA53_CFG_ARM_RST_CONTROL_NCPUPORESET_MASK                0x3

#define CPU_CA53_CFG_ARM_RST_CONTROL_NCORERESET_SHIFT                4

#define CPU_CA53_CFG_ARM_RST_CONTROL_NCORERESET_MASK                 0x30

#define CPU_CA53_CFG_ARM_RST_CONTROL_NL2RESET_SHIFT                  8

#define CPU_CA53_CFG_ARM_RST_CONTROL_NL2RESET_MASK                   0x100

#define CPU_CA53_CFG_ARM_RST_CONTROL_NPRESETDBG_SHIFT                12

#define CPU_CA53_CFG_ARM_RST_CONTROL_NPRESETDBG_MASK                 0x1000

#define CPU_CA53_CFG_ARM_RST_CONTROL_NMBISTRESET_SHIFT               16

#define CPU_CA53_CFG_ARM_RST_CONTROL_NMBISTRESET_MASK                0x10000

#define CPU_CA53_CFG_ARM_RST_CONTROL_WARMRSTREQ_SHIFT                20

#define CPU_CA53_CFG_ARM_RST_CONTROL_WARMRSTREQ_MASK                 0x300000



/* CPU_CA53_CFG_ARM_AFFINITY */

#define CPU_CA53_CFG_ARM_AFFINITY_LEVEL_1_SHIFT                      0

#define CPU_CA53_CFG_ARM_AFFINITY_LEVEL_1_MASK                       0xFF

#define CPU_CA53_CFG_ARM_AFFINITY_LEVEL_2_SHIFT                      8

#define CPU_CA53_CFG_ARM_AFFINITY_LEVEL_2_MASK                       0xFF00



/* CPU_CA53_CFG_ARM_DISABLE */

#define CPU_CA53_CFG_ARM_DISABLE_CP15S_SHIFT                         0

#define CPU_CA53_CFG_ARM_DISABLE_CP15S_MASK                          0x3

#define CPU_CA53_CFG_ARM_DISABLE_CRYPTO_SHIFT                        4

#define CPU_CA53_CFG_ARM_DISABLE_CRYPTO_MASK                         0x30

#define CPU_CA53_CFG_ARM_DISABLE_L2_RST_SHIFT                        8

#define CPU_CA53_CFG_ARM_DISABLE_L2_RST_MASK                         0x100

#define CPU_CA53_CFG_ARM_DISABLE_DBG_L1_RST_SHIFT                    9

#define CPU_CA53_CFG_ARM_DISABLE_DBG_L1_RST_MASK                     0x200



/* CPU_CA53_CFG_ARM_GIC_PERIPHBASE */

#define CPU_CA53_CFG_ARM_GIC_PERIPHBASE_PERIPHBASE_SHIFT             0

#define CPU_CA53_CFG_ARM_GIC_PERIPHBASE_PERIPHBASE_MASK              0x3FFFFF



/* CPU_CA53_CFG_ARM_GIC_IRQ_CFG */

#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NREI_SHIFT                      0

#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NREI_MASK                       0x3

#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NSEI_SHIFT                      4

#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NSEI_MASK                       0x30

#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NIRQ_SHIFT                      8

#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NIRQ_MASK                       0x300

#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NFIQ_SHIFT                      12

#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NFIQ_MASK                       0x3000

#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NVFIQ_SHIFT                     16

#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NVFIQ_MASK                      0x30000

#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NVIRQ_SHIFT                     20

#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NVIRQ_MASK                      0x300000

#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NVSEI_SHIFT                     24

#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_NVSEI_MASK                      0x3000000

#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_GIC_EN_SHIFT                    31

#define CPU_CA53_CFG_ARM_GIC_IRQ_CFG_GIC_EN_MASK                     0x80000000



/* CPU_CA53_CFG_ARM_PWR_MNG */

#define CPU_CA53_CFG_ARM_PWR_MNG_CLREXMONREQ_SHIFT                   0

#define CPU_CA53_CFG_ARM_PWR_MNG_CLREXMONREQ_MASK                    0x1

#define CPU_CA53_CFG_ARM_PWR_MNG_EVENTI_SHIFT                        1

#define CPU_CA53_CFG_ARM_PWR_MNG_EVENTI_MASK                         0x2

#define CPU_CA53_CFG_ARM_PWR_MNG_L2FLUSHREQ_SHIFT                    2

#define CPU_CA53_CFG_ARM_PWR_MNG_L2FLUSHREQ_MASK                     0x4

#define CPU_CA53_CFG_ARM_PWR_MNG_L2QREQN_SHIFT                       3

#define CPU_CA53_CFG_ARM_PWR_MNG_L2QREQN_MASK                        0x8

#define CPU_CA53_CFG_ARM_PWR_MNG_CPUQREQN_SHIFT                      4

#define CPU_CA53_CFG_ARM_PWR_MNG_CPUQREQN_MASK                       0x30

#define CPU_CA53_CFG_ARM_PWR_MNG_NEONQREQN_SHIFT                     8

#define CPU_CA53_CFG_ARM_PWR_MNG_NEONQREQN_MASK                      0x300

#define CPU_CA53_CFG_ARM_PWR_MNG_DBGPWRDUP_SHIFT                     12

#define CPU_CA53_CFG_ARM_PWR_MNG_DBGPWRDUP_MASK                      0x3000



/* CPU_CA53_CFG_ARB_DBG_ROM_ADDR */

#define CPU_CA53_CFG_ARB_DBG_ROM_ADDR_DEBUG_ROM_BASE_ADDR_SHIFT      0

#define CPU_CA53_CFG_ARB_DBG_ROM_ADDR_DEBUG_ROM_BASE_ADDR_MASK       0xFFFFFFF

#define CPU_CA53_CFG_ARB_DBG_ROM_ADDR_DEBUG_ROM_BASE_ADDR_VALID_SHIFT 31

#define CPU_CA53_CFG_ARB_DBG_ROM_ADDR_DEBUG_ROM_BASE_ADDR_VALID_MASK 0x80000000



/* CPU_CA53_CFG_ARM_DBG_MODES */

#define CPU_CA53_CFG_ARM_DBG_MODES_EDBGRQ_SHIFT                      0

#define CPU_CA53_CFG_ARM_DBG_MODES_EDBGRQ_MASK                       0x3

#define CPU_CA53_CFG_ARM_DBG_MODES_DBGEN_SHIFT                       4

#define CPU_CA53_CFG_ARM_DBG_MODES_DBGEN_MASK                        0x30

#define CPU_CA53_CFG_ARM_DBG_MODES_NIDEN_SHIFT                       8

#define CPU_CA53_CFG_ARM_DBG_MODES_NIDEN_MASK                        0x300

#define CPU_CA53_CFG_ARM_DBG_MODES_SPIDEN_SHIFT                      12

#define CPU_CA53_CFG_ARM_DBG_MODES_SPIDEN_MASK                       0x3000

#define CPU_CA53_CFG_ARM_DBG_MODES_SPNIDEN_SHIFT                     16

#define CPU_CA53_CFG_ARM_DBG_MODES_SPNIDEN_MASK                      0x30000



/* CPU_CA53_CFG_ARM_PWR_STAT_0 */

#define CPU_CA53_CFG_ARM_PWR_STAT_0_CLREXMONACK_SHIFT                0

#define CPU_CA53_CFG_ARM_PWR_STAT_0_CLREXMONACK_MASK                 0x1

#define CPU_CA53_CFG_ARM_PWR_STAT_0_EVENTO_SHIFT                     1

#define CPU_CA53_CFG_ARM_PWR_STAT_0_EVENTO_MASK                      0x2

#define CPU_CA53_CFG_ARM_PWR_STAT_0_STANDBYWFI_SHIFT                 4

#define CPU_CA53_CFG_ARM_PWR_STAT_0_STANDBYWFI_MASK                  0x30

#define CPU_CA53_CFG_ARM_PWR_STAT_0_STANDBYWFE_SHIFT                 8

#define CPU_CA53_CFG_ARM_PWR_STAT_0_STANDBYWFE_MASK                  0x300

#define CPU_CA53_CFG_ARM_PWR_STAT_0_STANDBYWFIL2_SHIFT               12

#define CPU_CA53_CFG_ARM_PWR_STAT_0_STANDBYWFIL2_MASK                0x1000

#define CPU_CA53_CFG_ARM_PWR_STAT_0_L2FLUSHDONE_SHIFT                13

#define CPU_CA53_CFG_ARM_PWR_STAT_0_L2FLUSHDONE_MASK                 0x2000

#define CPU_CA53_CFG_ARM_PWR_STAT_0_SMPEN_SHIFT                      16

#define CPU_CA53_CFG_ARM_PWR_STAT_0_SMPEN_MASK                       0x30000



/* CPU_CA53_CFG_ARM_PWR_STAT_1 */

#define CPU_CA53_CFG_ARM_PWR_STAT_1_CPUQACTIVE_SHIFT                 0

#define CPU_CA53_CFG_ARM_PWR_STAT_1_CPUQACTIVE_MASK                  0x3

#define CPU_CA53_CFG_ARM_PWR_STAT_1_CPUQDENY_SHIFT                   4

#define CPU_CA53_CFG_ARM_PWR_STAT_1_CPUQDENY_MASK                    0x30

#define CPU_CA53_CFG_ARM_PWR_STAT_1_CPUQACCEPTN_SHIFT                8

#define CPU_CA53_CFG_ARM_PWR_STAT_1_CPUQACCEPTN_MASK                 0x300

#define CPU_CA53_CFG_ARM_PWR_STAT_1_NEONQACTIVE_SHIFT                12

#define CPU_CA53_CFG_ARM_PWR_STAT_1_NEONQACTIVE_MASK                 0x3000

#define CPU_CA53_CFG_ARM_PWR_STAT_1_NEONQDENY_SHIFT                  16

#define CPU_CA53_CFG_ARM_PWR_STAT_1_NEONQDENY_MASK                   0x30000

#define CPU_CA53_CFG_ARM_PWR_STAT_1_NEONQACCEPTN_SHIFT               20

#define CPU_CA53_CFG_ARM_PWR_STAT_1_NEONQACCEPTN_MASK                0x300000

#define CPU_CA53_CFG_ARM_PWR_STAT_1_L2QACTIVE_SHIFT                  24

#define CPU_CA53_CFG_ARM_PWR_STAT_1_L2QACTIVE_MASK                   0x1000000

#define CPU_CA53_CFG_ARM_PWR_STAT_1_L2QDENY_SHIFT                    25

#define CPU_CA53_CFG_ARM_PWR_STAT_1_L2QDENY_MASK                     0x2000000

#define CPU_CA53_CFG_ARM_PWR_STAT_1_L2QACCEPTN_SHIFT                 26

#define CPU_CA53_CFG_ARM_PWR_STAT_1_L2QACCEPTN_MASK                  0x4000000



/* CPU_CA53_CFG_ARM_DBG_STATUS */

#define CPU_CA53_CFG_ARM_DBG_STATUS_DBGACK_SHIFT                     0

#define CPU_CA53_CFG_ARM_DBG_STATUS_DBGACK_MASK                      0x3

#define CPU_CA53_CFG_ARM_DBG_STATUS_COMMRX_SHIFT                     4

#define CPU_CA53_CFG_ARM_DBG_STATUS_COMMRX_MASK                      0x30

#define CPU_CA53_CFG_ARM_DBG_STATUS_COMMTX_SHIFT                     8

#define CPU_CA53_CFG_ARM_DBG_STATUS_COMMTX_MASK                      0x300

#define CPU_CA53_CFG_ARM_DBG_STATUS_DBGRSTREQ_SHIFT                  12

#define CPU_CA53_CFG_ARM_DBG_STATUS_DBGRSTREQ_MASK                   0x3000

#define CPU_CA53_CFG_ARM_DBG_STATUS_DBGNOPWRDWN_SHIFT                16

#define CPU_CA53_CFG_ARM_DBG_STATUS_DBGNOPWRDWN_MASK                 0x30000

#define CPU_CA53_CFG_ARM_DBG_STATUS_DBGPWRUPREQ_SHIFT                20

#define CPU_CA53_CFG_ARM_DBG_STATUS_DBGPWRUPREQ_MASK                 0x300000



/* CPU_CA53_CFG_ARM_MEM_ATTR */

#define CPU_CA53_CFG_ARM_MEM_ATTR_RDMEMATTR_SHIFT                    0

#define CPU_CA53_CFG_ARM_MEM_ATTR_RDMEMATTR_MASK                     0xFF

#define CPU_CA53_CFG_ARM_MEM_ATTR_WRMEMATTR_SHIFT                    8

#define CPU_CA53_CFG_ARM_MEM_ATTR_WRMEMATTR_MASK                     0xFF00

#define CPU_CA53_CFG_ARM_MEM_ATTR_RACKM_SHIFT                        16

#define CPU_CA53_CFG_ARM_MEM_ATTR_RACKM_MASK                         0x10000

#define CPU_CA53_CFG_ARM_MEM_ATTR_WACKM_SHIFT                        20

#define CPU_CA53_CFG_ARM_MEM_ATTR_WACKM_MASK                         0x100000



/* CPU_CA53_CFG_ARM_PMU */

#define CPU_CA53_CFG_ARM_PMU_EVENT_SHIFT                             0

#define CPU_CA53_CFG_ARM_PMU_EVENT_MASK                              0x3FFFFFFF



#endif /* ASIC_REG_CPU_CA53_CFG_MASKS_H_ */

drivers/misc/habanalabs/include/goya/asic_reg/cpu_ca53_cfg_regs.h

0 → 100644
+61 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0

 *

 * Copyright 2016-2018 HabanaLabs, Ltd.

 * All Rights Reserved.

 *

 */



/************************************

 ** This is an auto-generated file **

 **       DO NOT EDIT BELOW        **

 ************************************/



#ifndef ASIC_REG_CPU_CA53_CFG_REGS_H_

#define ASIC_REG_CPU_CA53_CFG_REGS_H_



/*

 *****************************************

 *   CPU_CA53_CFG (Prototype: CA53_CFG)

 *****************************************

 */



#define mmCPU_CA53_CFG_ARM_CFG                                       0x441100



#define mmCPU_CA53_CFG_RST_ADDR_LSB_0                                0x441104



#define mmCPU_CA53_CFG_RST_ADDR_LSB_1                                0x441108



#define mmCPU_CA53_CFG_RST_ADDR_MSB_0                                0x441114



#define mmCPU_CA53_CFG_RST_ADDR_MSB_1                                0x441118



#define mmCPU_CA53_CFG_ARM_RST_CONTROL                               0x441124



#define mmCPU_CA53_CFG_ARM_AFFINITY                                  0x441128



#define mmCPU_CA53_CFG_ARM_DISABLE                                   0x44112C



#define mmCPU_CA53_CFG_ARM_GIC_PERIPHBASE                            0x441130



#define mmCPU_CA53_CFG_ARM_GIC_IRQ_CFG                               0x441134



#define mmCPU_CA53_CFG_ARM_PWR_MNG                                   0x441138



#define mmCPU_CA53_CFG_ARB_DBG_ROM_ADDR                              0x44113C



#define mmCPU_CA53_CFG_ARM_DBG_MODES                                 0x441140



#define mmCPU_CA53_CFG_ARM_PWR_STAT_0                                0x441200



#define mmCPU_CA53_CFG_ARM_PWR_STAT_1                                0x441204



#define mmCPU_CA53_CFG_ARM_DBG_STATUS                                0x441208



#define mmCPU_CA53_CFG_ARM_MEM_ATTR                                  0x44120C



#define mmCPU_CA53_CFG_ARM_PMU_0                                     0x441210



#define mmCPU_CA53_CFG_ARM_PMU_1                                     0x441214



#endif /* ASIC_REG_CPU_CA53_CFG_REGS_H_ */

drivers/misc/habanalabs/include/goya/asic_reg/cpu_if_regs.h

0 → 100644
+49 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0

 *

 * Copyright 2016-2018 HabanaLabs, Ltd.

 * All Rights Reserved.

 *

 */



/************************************

 ** This is an auto-generated file **

 **       DO NOT EDIT BELOW        **

 ************************************/



#ifndef ASIC_REG_CPU_IF_REGS_H_

#define ASIC_REG_CPU_IF_REGS_H_



/*

 *****************************************

 *   CPU_IF (Prototype: CPU_IF)

 *****************************************

 */



#define mmCPU_IF_PF_PQ_PI                                            0x442100



#define mmCPU_IF_ARUSER_OVR                                          0x442104



#define mmCPU_IF_ARUSER_OVR_EN                                       0x442108



#define mmCPU_IF_AWUSER_OVR                                          0x44210C



#define mmCPU_IF_AWUSER_OVR_EN                                       0x442110



#define mmCPU_IF_AXCACHE_OVR                                         0x442114



#define mmCPU_IF_LOCK_OVR                                            0x442118



#define mmCPU_IF_PROT_OVR                                            0x44211C



#define mmCPU_IF_MAX_OUTSTANDING                                     0x442120



#define mmCPU_IF_EARLY_BRESP_EN                                      0x442124



#define mmCPU_IF_FORCE_RSP_OK                                        0x442128



#define mmCPU_IF_CPU_MSB_ADDR                                        0x44212C



#define mmCPU_IF_AXI_SPLIT_INTR                                      0x442130



#endif /* ASIC_REG_CPU_IF_REGS_H_ */

drivers/misc/habanalabs/include/goya/asic_reg/cpu_pll_regs.h

0 → 100644
+105 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0

 *

 * Copyright 2016-2018 HabanaLabs, Ltd.

 * All Rights Reserved.

 *

 */



/************************************

 ** This is an auto-generated file **

 **       DO NOT EDIT BELOW        **

 ************************************/



#ifndef ASIC_REG_CPU_PLL_REGS_H_

#define ASIC_REG_CPU_PLL_REGS_H_



/*

 *****************************************

 *   CPU_PLL (Prototype: PLL)

 *****************************************

 */



#define mmCPU_PLL_NR                                                 0x4A2100



#define mmCPU_PLL_NF                                                 0x4A2104



#define mmCPU_PLL_OD                                                 0x4A2108



#define mmCPU_PLL_NB                                                 0x4A210C



#define mmCPU_PLL_CFG                                                0x4A2110



#define mmCPU_PLL_LOSE_MASK                                          0x4A2120



#define mmCPU_PLL_LOCK_INTR                                          0x4A2128



#define mmCPU_PLL_LOCK_BYPASS                                        0x4A212C



#define mmCPU_PLL_DATA_CHNG                                          0x4A2130



#define mmCPU_PLL_RST                                                0x4A2134



#define mmCPU_PLL_SLIP_WD_CNTR                                       0x4A2150



#define mmCPU_PLL_DIV_FACTOR_0                                       0x4A2200



#define mmCPU_PLL_DIV_FACTOR_1                                       0x4A2204



#define mmCPU_PLL_DIV_FACTOR_2                                       0x4A2208



#define mmCPU_PLL_DIV_FACTOR_3                                       0x4A220C



#define mmCPU_PLL_DIV_FACTOR_CMD_0                                   0x4A2220



#define mmCPU_PLL_DIV_FACTOR_CMD_1                                   0x4A2224



#define mmCPU_PLL_DIV_FACTOR_CMD_2                                   0x4A2228



#define mmCPU_PLL_DIV_FACTOR_CMD_3                                   0x4A222C



#define mmCPU_PLL_DIV_SEL_0                                          0x4A2280



#define mmCPU_PLL_DIV_SEL_1                                          0x4A2284



#define mmCPU_PLL_DIV_SEL_2                                          0x4A2288



#define mmCPU_PLL_DIV_SEL_3                                          0x4A228C



#define mmCPU_PLL_DIV_EN_0                                           0x4A22A0



#define mmCPU_PLL_DIV_EN_1                                           0x4A22A4



#define mmCPU_PLL_DIV_EN_2                                           0x4A22A8



#define mmCPU_PLL_DIV_EN_3                                           0x4A22AC



#define mmCPU_PLL_DIV_FACTOR_BUSY_0                                  0x4A22C0



#define mmCPU_PLL_DIV_FACTOR_BUSY_1                                  0x4A22C4



#define mmCPU_PLL_DIV_FACTOR_BUSY_2                                  0x4A22C8



#define mmCPU_PLL_DIV_FACTOR_BUSY_3                                  0x4A22CC



#define mmCPU_PLL_CLK_GATER                                          0x4A2300



#define mmCPU_PLL_CLK_RLX_0                                          0x4A2310



#define mmCPU_PLL_CLK_RLX_1                                          0x4A2314



#define mmCPU_PLL_CLK_RLX_2                                          0x4A2318



#define mmCPU_PLL_CLK_RLX_3                                          0x4A231C



#define mmCPU_PLL_REF_CNTR_PERIOD                                    0x4A2400



#define mmCPU_PLL_REF_LOW_THRESHOLD                                  0x4A2410



#define mmCPU_PLL_REF_HIGH_THRESHOLD                                 0x4A2420



#define mmCPU_PLL_PLL_NOT_STABLE                                     0x4A2430



#define mmCPU_PLL_FREQ_CALC_EN                                       0x4A2440



#endif /* ASIC_REG_CPU_PLL_REGS_H_ */

drivers/misc/habanalabs/include/goya/asic_reg/dma_ch_0_regs.h

0 → 100644
+209 −0

File added.

Preview size limit exceeded, changes collapsed.