Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1b9adac1 authored by Tony Truong's avatar Tony Truong
Browse files

msm: pcie: add support for gcc_aggre_noc_pcie_*_axi_clk 



PCIe root complex driver needs to support enable/disable
gcc_aggre_noc_pcie*_axi_clk.

Change-Id: I044d5081692d50ae82d5ab29c4913359719e5031
Signed-off-by: default avatarTony Truong <truong@codeaurora.org>
parent 0326bf0e

drivers/pci/controller/pci-msm.c

+7 −1
Original line number Diff line number Diff line
@@ -167,7 +167,7 @@ 
#define MAX_PROP_SIZE (32)

#define MAX_RC_NAME_LEN (15)

#define MSM_PCIE_MAX_VREG (4)

#define MSM_PCIE_MAX_CLK (14)

#define MSM_PCIE_MAX_CLK (16)

#define MSM_PCIE_MAX_PIPE_CLK (1)

#define MAX_RC_NUM (3)

#define MAX_DEVICE_NUM (20)
@@ -858,6 +858,8 @@ static struct msm_pcie_clk_info_t 
	{NULL, "pcie_phy_refgen_clk", 0, false, true},

	{NULL, "pcie_tbu_clk", 0, false, true},

	{NULL, "pcie_ddrss_sf_tbu_clk", 0, false, true},

	{NULL, "pcie_aggre_noc_0_axi_clk", 0, false, false},

	{NULL, "pcie_aggre_noc_1_axi_clk", 0, false, false},

	{NULL, "pcie_phy_cfg_ahb_clk", 0, false, false},

	{NULL, "pcie_phy_aux_clk", 0, false, false}

	},
@@ -873,6 +875,8 @@ static struct msm_pcie_clk_info_t 
	{NULL, "pcie_1_sleep_clk", 0, false, false},

	{NULL, "pcie_phy_refgen_clk", 0, false, true},

	{NULL, "pcie_tbu_clk", 0, false, true},

	{NULL, "pcie_aggre_noc_0_axi_clk", 0, false, false},

	{NULL, "pcie_aggre_noc_1_axi_clk", 0, false, false},

	{NULL, "pcie_ddrss_sf_tbu_clk", 0, false, true},

	{NULL, "pcie_phy_cfg_ahb_clk", 0, false, false},

	{NULL, "pcie_phy_aux_clk", 0, false, false}
@@ -889,6 +893,8 @@ static struct msm_pcie_clk_info_t 
	{NULL, "pcie_2_sleep_clk", 0, false, false},

	{NULL, "pcie_phy_refgen_clk", 0, false, true},

	{NULL, "pcie_tbu_clk", 0, false, true},

	{NULL, "pcie_aggre_noc_0_axi_clk", 0, false, false},

	{NULL, "pcie_aggre_noc_1_axi_clk", 0, false, false},

	{NULL, "pcie_ddrss_sf_tbu_clk", 0, false, true},

	{NULL, "pcie_phy_cfg_ahb_clk", 0, false, false},

	{NULL, "pcie_phy_aux_clk", 0, false, false}