Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1584d7f2 authored by David Daney's avatar David Daney Committed by Ralf Baechle
Browse files

MIPS: Add identifiers for Octeon II CPUs. 



Signed-off-by: default avatarDavid Daney <ddaney@caviumnetworks.com>
Patchwork: http://patchwork.linux-mips.org/patch/1662/


Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent b8db85b5

arch/mips/include/asm/cpu.h

+2 −1
Original line number Diff line number Diff line
@@ -131,6 +131,7 @@ 
#define PRID_IMP_CAVIUM_CN56XX 0x0400

#define PRID_IMP_CAVIUM_CN50XX 0x0600

#define PRID_IMP_CAVIUM_CN52XX 0x0700

#define PRID_IMP_CAVIUM_CN63XX 0x9000



/*

 * These are the PRID's for when 23:16 == PRID_COMP_INGENIC
@@ -231,7 +232,7 @@ enum cpu_type_enum { 
	 * MIPS64 class processors

	 */

	CPU_5KC, CPU_20KC, CPU_25KF, CPU_SB1, CPU_SB1A, CPU_LOONGSON2,

	CPU_CAVIUM_OCTEON, CPU_CAVIUM_OCTEON_PLUS,

	CPU_CAVIUM_OCTEON, CPU_CAVIUM_OCTEON_PLUS, CPU_CAVIUM_OCTEON2,



	CPU_LAST

};