Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 146740f9 authored by Sasha Neftin's avatar Sasha Neftin Committed by Jeff Kirsher
Browse files

igc: Add support for PF 



This patch adds the basic defines and structures needed by the PF for
operation. With this it is possible to bring up the interface,
but without being able to configure any of the filters on
the interface itself.
Add skeleton for a function pointers.

Signed-off-by: default avatarSasha Neftin <sasha.neftin@intel.com>
Tested-by: default avatarAaron Brown <aaron.f.brown@intel.com>
Signed-off-by: default avatarJeff Kirsher <jeffrey.t.kirsher@intel.com>
parent d89f8841

drivers/net/ethernet/intel/igc/Makefile

+1 −1
Original line number Diff line number Diff line
@@ -7,4 +7,4 @@ 


obj-$(CONFIG_IGC) += igc.o



igc-objs := igc_main.o
 
igc-objs := igc_main.o igc_mac.o

drivers/net/ethernet/intel/igc/igc.h

+13 −0
Original line number Diff line number Diff line
@@ -22,8 +22,21 @@ 
#include <linux/net_tstamp.h>

#include <linux/ptp_clock_kernel.h>



#include "igc_hw.h"



/* main */

extern char igc_driver_name[];

extern char igc_driver_version[];



/* Board specific private data structure */

struct igc_adapter {

	u8 __iomem *io_addr;



	/* OS defined structs */

	struct pci_dev *pdev;



	/* structs defined in igc_hw.h */

	struct igc_hw hw;

};



#endif /* _IGC_H_ */

drivers/net/ethernet/intel/igc/igc_defines.h

0 → 100644
+30 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0 */

/* Copyright (c)  2018 Intel Corporation */



#ifndef _IGC_DEFINES_H_

#define _IGC_DEFINES_H_



/* PCI Bus Info */

#define PCIE_DEVICE_CONTROL2		0x28

#define PCIE_DEVICE_CONTROL2_16ms	0x0005



/* Error Codes */

#define IGC_SUCCESS			0

#define IGC_ERR_NVM			1

#define IGC_ERR_PHY			2

#define IGC_ERR_CONFIG			3

#define IGC_ERR_PARAM			4

#define IGC_ERR_MAC_INIT		5

#define IGC_ERR_RESET			9



/* Device Status */

#define IGC_STATUS_FD		0x00000001      /* Full duplex.0=half,1=full */

#define IGC_STATUS_LU		0x00000002      /* Link up.0=no,1=link */

#define IGC_STATUS_FUNC_MASK	0x0000000C      /* PCI Function Mask */

#define IGC_STATUS_FUNC_SHIFT	2

#define IGC_STATUS_FUNC_1	0x00000004      /* Function 1 */

#define IGC_STATUS_TXOFF	0x00000010      /* transmission paused */

#define IGC_STATUS_SPEED_100	0x00000040      /* Speed 100Mb/s */

#define IGC_STATUS_SPEED_1000	0x00000080      /* Speed 1000Mb/s */



#endif /* _IGC_DEFINES_H_ */

drivers/net/ethernet/intel/igc/igc_hw.h

+82 −0
Original line number Diff line number Diff line
@@ -4,7 +4,89 @@ 
#ifndef _IGC_HW_H_

#define _IGC_HW_H_



#include <linux/types.h>

#include <linux/if_ether.h>

#include "igc_regs.h"

#include "igc_defines.h"

#include "igc_mac.h"

#include "igc_i225.h"



#define IGC_DEV_ID_I225_LM			0x15F2

#define IGC_DEV_ID_I225_V			0x15F3



/* Function pointers for the MAC. */

struct igc_mac_operations {

};



enum igc_mac_type {

	igc_undefined = 0,

	igc_i225,

	igc_num_macs  /* List is 1-based, so subtract 1 for true count. */

};



enum igc_phy_type {

	igc_phy_unknown = 0,

	igc_phy_none,

	igc_phy_i225,

};



struct igc_mac_info {

	struct igc_mac_operations ops;



	u8 addr[ETH_ALEN];

	u8 perm_addr[ETH_ALEN];



	enum igc_mac_type type;



	u32 collision_delta;

	u32 ledctl_default;

	u32 ledctl_mode1;

	u32 ledctl_mode2;

	u32 mc_filter_type;

	u32 tx_packet_delta;

	u32 txcw;



	u16 mta_reg_count;

	u16 uta_reg_count;



	u16 rar_entry_count;



	u8 forced_speed_duplex;



	bool adaptive_ifs;

	bool has_fwsm;

	bool arc_subsystem_valid;



	bool autoneg;

	bool autoneg_failed;

};



struct igc_bus_info {

	u16 func;

	u16 pci_cmd_word;

};



struct igc_hw {

	void *back;



	u8 __iomem *hw_addr;

	unsigned long io_base;



	struct igc_mac_info  mac;



	struct igc_bus_info bus;



	u16 device_id;

	u16 subsystem_vendor_id;

	u16 subsystem_device_id;

	u16 vendor_id;



	u8 revision_id;

};



s32  igc_read_pcie_cap_reg(struct igc_hw *hw, u32 reg, u16 *value);

s32  igc_write_pcie_cap_reg(struct igc_hw *hw, u32 reg, u16 *value);

void igc_read_pci_cfg(struct igc_hw *hw, u32 reg, u16 *value);

void igc_write_pci_cfg(struct igc_hw *hw, u32 reg, u16 *value);



#endif /* _IGC_HW_H_ */

drivers/net/ethernet/intel/igc/igc_i225.h

0 → 100644
+10 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0 */

/* Copyright (c)  2018 Intel Corporation */



#ifndef _IGC_I225_H_

#define _IGC_I225_H_



s32 igc_acquire_swfw_sync_i225(struct igc_hw *hw, u16 mask);

void igc_release_swfw_sync_i225(struct igc_hw *hw, u16 mask);



#endif