Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 107529cf authored by Shawn Guo's avatar Shawn Guo
Browse files

arm64: dts: imx8qxp: sort LSIO subsystem devices 



We prefer to sort device nodes under simple bus in order of unit
address.  Let's sort the devices under lsio_subsys properly.

Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent 74d82a30

arch/arm64/boot/dts/freescale/imx8qxp.dtsi

+53 −53
Original line number Diff line number Diff line
@@ -403,59 +403,6 @@ 
		#size-cells = <1>;

		ranges = <0x5d000000 0x0 0x5d000000 0x1000000>;



		lsio_lpcg: clock-controller@5d400000 {

			compatible = "fsl,imx8qxp-lpcg-lsio";

			reg = <0x5d400000 0x400000>;

			#clock-cells = <1>;

		};



		lsio_mu0: mailbox@5d1b0000 {

			compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";

			reg = <0x5d1b0000 0x10000>;

			interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>;

			#mbox-cells = <2>;

			status = "disabled";

		};



		lsio_mu1: mailbox@5d1c0000 {

			compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";

			reg = <0x5d1c0000 0x10000>;

			interrupts = <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH>;

			#mbox-cells = <2>;

		};



		lsio_mu2: mailbox@5d1d0000 {

			compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";

			reg = <0x5d1d0000 0x10000>;

			interrupts = <GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH>;

			#mbox-cells = <2>;

			status = "disabled";

		};



		lsio_mu3: mailbox@5d1e0000 {

			compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";

			reg = <0x5d1e0000 0x10000>;

			interrupts = <GIC_SPI 179 IRQ_TYPE_LEVEL_HIGH>;

			#mbox-cells = <2>;

			status = "disabled";

		};



		lsio_mu4: mailbox@5d1f0000 {

			compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";

			reg = <0x5d1f0000 0x10000>;

			interrupts = <GIC_SPI 180 IRQ_TYPE_LEVEL_HIGH>;

			#mbox-cells = <2>;

			status = "disabled";

		};



		lsio_mu13: mailbox@5d280000 {

			compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";

			reg = <0x5d280000 0x10000>;

			interrupts = <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>;

			#mbox-cells = <2>;

			power-domains = <&pd IMX_SC_R_MU_13A>;

		};



		lsio_gpio0: gpio@5d080000 {

			compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";

			reg = <0x5d080000 0x10000>;
@@ -543,5 +490,58 @@ 
			#interrupt-cells = <2>;

			power-domains = <&pd IMX_SC_R_GPIO_7>;

		};



		lsio_mu0: mailbox@5d1b0000 {

			compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";

			reg = <0x5d1b0000 0x10000>;

			interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>;

			#mbox-cells = <2>;

			status = "disabled";

		};



		lsio_mu1: mailbox@5d1c0000 {

			compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";

			reg = <0x5d1c0000 0x10000>;

			interrupts = <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH>;

			#mbox-cells = <2>;

		};



		lsio_mu2: mailbox@5d1d0000 {

			compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";

			reg = <0x5d1d0000 0x10000>;

			interrupts = <GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH>;

			#mbox-cells = <2>;

			status = "disabled";

		};



		lsio_mu3: mailbox@5d1e0000 {

			compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";

			reg = <0x5d1e0000 0x10000>;

			interrupts = <GIC_SPI 179 IRQ_TYPE_LEVEL_HIGH>;

			#mbox-cells = <2>;

			status = "disabled";

		};



		lsio_mu4: mailbox@5d1f0000 {

			compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";

			reg = <0x5d1f0000 0x10000>;

			interrupts = <GIC_SPI 180 IRQ_TYPE_LEVEL_HIGH>;

			#mbox-cells = <2>;

			status = "disabled";

		};



		lsio_mu13: mailbox@5d280000 {

			compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";

			reg = <0x5d280000 0x10000>;

			interrupts = <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>;

			#mbox-cells = <2>;

			power-domains = <&pd IMX_SC_R_MU_13A>;

		};



		lsio_lpcg: clock-controller@5d400000 {

			compatible = "fsl,imx8qxp-lpcg-lsio";

			reg = <0x5d400000 0x400000>;

			#clock-cells = <1>;

		};

	};

};