Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 0fc721b2 authored by chunhui dai's avatar chunhui dai Committed by CK Hu
Browse files

drm/mediatek: add hdmi driver for MT2701 and MT7623 



This patch adds hdmi dirver suppot for both MT2701 and MT7623.
And also support other (existing or future) chips that use
the same binding and driver.

Signed-off-by: default avatarchunhui dai <chunhui.dai@mediatek.com>
Signed-off-by: default avatarCK Hu <ck.hu@mediatek.com>
parent d1ef028d

drivers/gpu/drm/mediatek/Makefile

+2 −1
Original line number Diff line number Diff line
@@ -19,6 +19,7 @@ obj-$(CONFIG_DRM_MEDIATEK) += mediatek-drm.o 
mediatek-drm-hdmi-objs := mtk_cec.o \

			  mtk_hdmi.o \

			  mtk_hdmi_ddc.o \

                          mtk_mt2701_hdmi_phy.o \

			  mtk_mt8173_hdmi_phy.o \

			  mtk_hdmi_phy.o

drivers/gpu/drm/mediatek/mtk_hdmi.c

+7 −2
Original line number Diff line number Diff line
@@ -241,8 +241,13 @@ static void mtk_hdmi_hw_make_reg_writable(struct mtk_hdmi *hdmi, bool enable) 
	 * The ARM trusted firmware provides an API for the HDMI driver to set

	 * this control bit to enable HDMI output in supervisor mode.

	 */

	arm_smccc_smc(MTK_SIP_SET_AUTHORIZED_SECURE_REG, 0x14000904, 0x80000000,

		      0, 0, 0, 0, 0, &res);

	if (hdmi_phy->conf && hdmi_phy->conf->tz_disabled)

		regmap_update_bits(hdmi->sys_regmap,

				   hdmi->sys_offset + HDMI_SYS_CFG20,

				   0x80008005, enable ? 0x80000005 : 0x8000);

	else

		arm_smccc_smc(MTK_SIP_SET_AUTHORIZED_SECURE_REG, 0x14000904,

			      0x80000000, 0, 0, 0, 0, 0, &res);



	regmap_update_bits(hdmi->sys_regmap, hdmi->sys_offset + HDMI_SYS_CFG20,

			   HDMI_PCLK_FREE_RUN, enable ? HDMI_PCLK_FREE_RUN : 0);

drivers/gpu/drm/mediatek/mtk_hdmi_phy.c

+3 −0
Original line number Diff line number Diff line
@@ -214,6 +214,9 @@ static int mtk_hdmi_phy_probe(struct platform_device *pdev) 
}



static const struct of_device_id mtk_hdmi_phy_match[] = {

	{ .compatible = "mediatek,mt2701-hdmi-phy",

	  .data = &mtk_hdmi_phy_2701_conf,

	},

	{ .compatible = "mediatek,mt8173-hdmi-phy",

	  .data = &mtk_hdmi_phy_8173_conf,

	},

drivers/gpu/drm/mediatek/mtk_hdmi_phy.h

+2 −0
Original line number Diff line number Diff line
@@ -20,6 +20,7 @@ 
struct mtk_hdmi_phy;



struct mtk_hdmi_phy_conf {

	bool tz_disabled;

	const struct clk_ops *hdmi_phy_clk_ops;

	void (*hdmi_phy_enable_tmds)(struct mtk_hdmi_phy *hdmi_phy);

	void (*hdmi_phy_disable_tmds)(struct mtk_hdmi_phy *hdmi_phy);
@@ -54,5 +55,6 @@ unsigned long mtk_hdmi_pll_recalc_rate(struct clk_hw *hw, 


extern struct platform_driver mtk_hdmi_phy_driver;

extern struct mtk_hdmi_phy_conf mtk_hdmi_phy_8173_conf;

extern struct mtk_hdmi_phy_conf mtk_hdmi_phy_2701_conf;



#endif /* _MTK_HDMI_PHY_H */

drivers/gpu/drm/mediatek/mtk_mt2701_hdmi_phy.c

0 → 100644
+212 −0
Original line number Diff line number Diff line 
// SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (c) 2018 MediaTek Inc.

 * Author: Chunhui Dai <chunhui.dai@mediatek.com>

 */



#include "mtk_hdmi_phy.h"



#define HDMI_CON0	0x00

#define RG_HDMITX_DRV_IBIAS		0

#define RG_HDMITX_DRV_IBIAS_MASK	(0x3f << 0)

#define RG_HDMITX_EN_SER		12

#define RG_HDMITX_EN_SER_MASK		(0x0f << 12)

#define RG_HDMITX_EN_SLDO		16

#define RG_HDMITX_EN_SLDO_MASK		(0x0f << 16)

#define RG_HDMITX_EN_PRED		20

#define RG_HDMITX_EN_PRED_MASK		(0x0f << 20)

#define RG_HDMITX_EN_IMP		24

#define RG_HDMITX_EN_IMP_MASK		(0x0f << 24)

#define RG_HDMITX_EN_DRV		28

#define RG_HDMITX_EN_DRV_MASK		(0x0f << 28)



#define HDMI_CON1	0x04

#define RG_HDMITX_PRED_IBIAS		18

#define RG_HDMITX_PRED_IBIAS_MASK	(0x0f << 18)

#define RG_HDMITX_PRED_IMP		(0x01 << 22)

#define RG_HDMITX_DRV_IMP		26

#define RG_HDMITX_DRV_IMP_MASK		(0x3f << 26)



#define HDMI_CON2	0x08

#define RG_HDMITX_EN_TX_CKLDO		(0x01 << 0)

#define RG_HDMITX_EN_TX_POSDIV		(0x01 << 1)

#define RG_HDMITX_TX_POSDIV		3

#define RG_HDMITX_TX_POSDIV_MASK	(0x03 << 3)

#define RG_HDMITX_EN_MBIAS		(0x01 << 6)

#define RG_HDMITX_MBIAS_LPF_EN		(0x01 << 7)



#define HDMI_CON4	0x10

#define RG_HDMITX_RESERVE_MASK		(0xffffffff << 0)



#define HDMI_CON6	0x18

#define RG_HTPLL_BR			0

#define RG_HTPLL_BR_MASK		(0x03 << 0)

#define RG_HTPLL_BC			2

#define RG_HTPLL_BC_MASK		(0x03 << 2)

#define RG_HTPLL_BP			4

#define RG_HTPLL_BP_MASK		(0x0f << 4)

#define RG_HTPLL_IR			8

#define RG_HTPLL_IR_MASK		(0x0f << 8)

#define RG_HTPLL_IC			12

#define RG_HTPLL_IC_MASK		(0x0f << 12)

#define RG_HTPLL_POSDIV			16

#define RG_HTPLL_POSDIV_MASK		(0x03 << 16)

#define RG_HTPLL_PREDIV			18

#define RG_HTPLL_PREDIV_MASK		(0x03 << 18)

#define RG_HTPLL_FBKSEL			20

#define RG_HTPLL_FBKSEL_MASK		(0x03 << 20)

#define RG_HTPLL_RLH_EN			(0x01 << 22)

#define RG_HTPLL_FBKDIV			24

#define RG_HTPLL_FBKDIV_MASK		(0x7f << 24)

#define RG_HTPLL_EN			(0x01 << 31)



#define HDMI_CON7	0x1c

#define RG_HTPLL_AUTOK_EN		(0x01 << 23)

#define RG_HTPLL_DIVEN			28

#define RG_HTPLL_DIVEN_MASK		(0x07 << 28)



static int mtk_hdmi_pll_prepare(struct clk_hw *hw)

{

	struct mtk_hdmi_phy *hdmi_phy = to_mtk_hdmi_phy(hw);



	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON7, RG_HTPLL_AUTOK_EN);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON6, RG_HTPLL_RLH_EN);

	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON6, RG_HTPLL_POSDIV_MASK);

	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON2, RG_HDMITX_EN_MBIAS);

	usleep_range(80, 100);

	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON6, RG_HTPLL_EN);

	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON2, RG_HDMITX_EN_TX_CKLDO);

	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON0, RG_HDMITX_EN_SLDO_MASK);

	usleep_range(80, 100);

	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON2, RG_HDMITX_MBIAS_LPF_EN);

	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON2, RG_HDMITX_EN_TX_POSDIV);

	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON0, RG_HDMITX_EN_SER_MASK);

	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON0, RG_HDMITX_EN_PRED_MASK);

	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON0, RG_HDMITX_EN_DRV_MASK);

	usleep_range(80, 100);

	return 0;

}



static void mtk_hdmi_pll_unprepare(struct clk_hw *hw)

{

	struct mtk_hdmi_phy *hdmi_phy = to_mtk_hdmi_phy(hw);



	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON0, RG_HDMITX_EN_DRV_MASK);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON0, RG_HDMITX_EN_PRED_MASK);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON0, RG_HDMITX_EN_SER_MASK);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON2, RG_HDMITX_EN_TX_POSDIV);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON2, RG_HDMITX_MBIAS_LPF_EN);

	usleep_range(80, 100);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON0, RG_HDMITX_EN_SLDO_MASK);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON2, RG_HDMITX_EN_TX_CKLDO);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON6, RG_HTPLL_EN);

	usleep_range(80, 100);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON2, RG_HDMITX_EN_MBIAS);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON6, RG_HTPLL_POSDIV_MASK);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON6, RG_HTPLL_RLH_EN);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON7, RG_HTPLL_AUTOK_EN);

	usleep_range(80, 100);

}



static int mtk_hdmi_pll_set_rate(struct clk_hw *hw, unsigned long rate,

				 unsigned long parent_rate)

{

	struct mtk_hdmi_phy *hdmi_phy = to_mtk_hdmi_phy(hw);

	u32 pos_div;



	if (rate <= 64000000)

		pos_div = 3;

	else if (rate <= 12800000)

		pos_div = 1;

	else

		pos_div = 1;



	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON6, RG_HTPLL_PREDIV_MASK);

	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON6, RG_HTPLL_POSDIV_MASK);

	mtk_hdmi_phy_mask(hdmi_phy, HDMI_CON6, (0x1 << RG_HTPLL_IC),

			  RG_HTPLL_IC_MASK);

	mtk_hdmi_phy_mask(hdmi_phy, HDMI_CON6, (0x1 << RG_HTPLL_IR),

			  RG_HTPLL_IR_MASK);

	mtk_hdmi_phy_mask(hdmi_phy, HDMI_CON2, (pos_div << RG_HDMITX_TX_POSDIV),

			  RG_HDMITX_TX_POSDIV_MASK);

	mtk_hdmi_phy_mask(hdmi_phy, HDMI_CON6, (1 << RG_HTPLL_FBKSEL),

			  RG_HTPLL_FBKSEL_MASK);

	mtk_hdmi_phy_mask(hdmi_phy, HDMI_CON6, (19 << RG_HTPLL_FBKDIV),

			  RG_HTPLL_FBKDIV_MASK);

	mtk_hdmi_phy_mask(hdmi_phy, HDMI_CON7, (0x2 << RG_HTPLL_DIVEN),

			  RG_HTPLL_DIVEN_MASK);

	mtk_hdmi_phy_mask(hdmi_phy, HDMI_CON6, (0xc << RG_HTPLL_BP),

			  RG_HTPLL_BP_MASK);

	mtk_hdmi_phy_mask(hdmi_phy, HDMI_CON6, (0x2 << RG_HTPLL_BC),

			  RG_HTPLL_BC_MASK);

	mtk_hdmi_phy_mask(hdmi_phy, HDMI_CON6, (0x1 << RG_HTPLL_BR),

			  RG_HTPLL_BR_MASK);



	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON1, RG_HDMITX_PRED_IMP);

	mtk_hdmi_phy_mask(hdmi_phy, HDMI_CON1, (0x3 << RG_HDMITX_PRED_IBIAS),

			  RG_HDMITX_PRED_IBIAS_MASK);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON0, RG_HDMITX_EN_IMP_MASK);

	mtk_hdmi_phy_mask(hdmi_phy, HDMI_CON1, (0x28 << RG_HDMITX_DRV_IMP),

			  RG_HDMITX_DRV_IMP_MASK);

	mtk_hdmi_phy_mask(hdmi_phy, HDMI_CON4, 0x28, RG_HDMITX_RESERVE_MASK);

	mtk_hdmi_phy_mask(hdmi_phy, HDMI_CON0, (0xa << RG_HDMITX_DRV_IBIAS),

			  RG_HDMITX_DRV_IBIAS_MASK);

	return 0;

}



static const struct clk_ops mtk_hdmi_phy_pll_ops = {

	.prepare = mtk_hdmi_pll_prepare,

	.unprepare = mtk_hdmi_pll_unprepare,

	.set_rate = mtk_hdmi_pll_set_rate,

	.round_rate = mtk_hdmi_pll_round_rate,

	.recalc_rate = mtk_hdmi_pll_recalc_rate,

};



static void mtk_hdmi_phy_enable_tmds(struct mtk_hdmi_phy *hdmi_phy)

{

	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON7, RG_HTPLL_AUTOK_EN);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON6, RG_HTPLL_RLH_EN);

	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON6, RG_HTPLL_POSDIV_MASK);

	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON2, RG_HDMITX_EN_MBIAS);

	usleep_range(80, 100);

	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON6, RG_HTPLL_EN);

	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON2, RG_HDMITX_EN_TX_CKLDO);

	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON0, RG_HDMITX_EN_SLDO_MASK);

	usleep_range(80, 100);

	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON2, RG_HDMITX_MBIAS_LPF_EN);

	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON2, RG_HDMITX_EN_TX_POSDIV);

	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON0, RG_HDMITX_EN_SER_MASK);

	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON0, RG_HDMITX_EN_PRED_MASK);

	mtk_hdmi_phy_set_bits(hdmi_phy, HDMI_CON0, RG_HDMITX_EN_DRV_MASK);

	usleep_range(80, 100);

}



static void mtk_hdmi_phy_disable_tmds(struct mtk_hdmi_phy *hdmi_phy)

{

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON0, RG_HDMITX_EN_DRV_MASK);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON0, RG_HDMITX_EN_PRED_MASK);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON0, RG_HDMITX_EN_SER_MASK);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON2, RG_HDMITX_EN_TX_POSDIV);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON2, RG_HDMITX_MBIAS_LPF_EN);

	usleep_range(80, 100);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON0, RG_HDMITX_EN_SLDO_MASK);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON2, RG_HDMITX_EN_TX_CKLDO);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON6, RG_HTPLL_EN);

	usleep_range(80, 100);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON2, RG_HDMITX_EN_MBIAS);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON6, RG_HTPLL_POSDIV_MASK);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON6, RG_HTPLL_RLH_EN);

	mtk_hdmi_phy_clear_bits(hdmi_phy, HDMI_CON7, RG_HTPLL_AUTOK_EN);

	usleep_range(80, 100);

}



struct mtk_hdmi_phy_conf mtk_hdmi_phy_2701_conf = {

	.tz_disabled = true,

	.hdmi_phy_clk_ops = &mtk_hdmi_phy_pll_ops,

	.hdmi_phy_enable_tmds = mtk_hdmi_phy_enable_tmds,

	.hdmi_phy_disable_tmds = mtk_hdmi_phy_disable_tmds,

};



MODULE_AUTHOR("Chunhui Dai <chunhui.dai@mediatek.com>");

MODULE_DESCRIPTION("MediaTek HDMI PHY Driver");

MODULE_LICENSE("GPL v2");