Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 09e312d7 authored by Vivek Aknurwar's avatar Vivek Aknurwar
Browse files

clk: qcom: gpucc-lahaina: Fix gpu_cc_cx_gmu_clk stuck off warning 



Earlier gpu_cc_cx_gmu_clk, gpu_cc_hub_cx_int_clk are kept always on,
due to SMMU hw voting missed tying these 2 clocks.
Update gpu_cc_cx_gmu_clk flag to CLK_DONT_HOLD_STATE as this clk
is used with aon ops and should not be warned by clk framework as clk
hold off state during the kernel boot.

Change-Id: I8fcfffa8c7e4dc6e9ca66bb82cda75c855b35b74
Signed-off-by: default avatarVivek Aknurwar <viveka@codeaurora.org>
parent b318939c

drivers/clk/qcom/gpucc-lahaina.c

+3 −3
Original line number Diff line number Diff line
@@ -332,7 +332,7 @@ static struct clk_branch gpu_cc_cx_gmu_clk = { 
				.hw = &gpu_cc_gmu_clk_src.clkr.hw,

			},

			.num_parents = 1,

			.flags = CLK_SET_RATE_PARENT,

			.flags = CLK_SET_RATE_PARENT | CLK_DONT_HOLD_STATE,

			.ops = &clk_branch2_aon_ops,

		},

	},
@@ -507,7 +507,7 @@ static struct clk_branch gpu_cc_hub_aon_clk = { 


static struct clk_branch gpu_cc_hub_cx_int_clk = {

	.halt_reg = 0x1204,

	.halt_check = BRANCH_HALT_SKIP,

	.halt_check = BRANCH_HALT,

	.clkr = {

		.enable_reg = 0x1204,

		.enable_mask = BIT(0),
@@ -517,7 +517,7 @@ static struct clk_branch gpu_cc_hub_cx_int_clk = { 
				.hw = &gpu_cc_hub_cx_int_div_clk_src.clkr.hw,

			},

			.num_parents = 1,

			.flags = CLK_SET_RATE_PARENT,

			.flags = CLK_SET_RATE_PARENT | CLK_DONT_HOLD_STATE,

			.ops = &clk_branch2_aon_ops,

		},

	},