+1
−0
Loading
Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more
PCIe PHY on sdxlemur requires the equalization master phase of link training to be at least 1ms long before proceeding to the next LTSSM state. Add the corresponding DT entry to configure the controller to meet this requirement on sdxlemur. Change-Id: Ied893d27cdc7a62c8a9284a9f16348ab8122094a