coresight: fix tmc flush timeout issue
cpu will hang when FlushMan bit, StopOnFl bit don't be reset to 0 and etm0 was enabled. This change disable source and link for all activated path to workaround this issue when read tmc from dev interface and switch etr out_mode. Change-Id: Idf6d8cffcef0bedaeed91f28366f9c33e22bc0cb Signed-off-by:Yuanfang Zhang <zhangyuanfang@codeaurora.org> Signed-off-by:
Tingwei Zhang <tingwei@codeaurora.org>
Loading
Please register or sign in to comment