Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 07159f67 authored by Ran Wang's avatar Ran Wang Committed by Shawn Guo
Browse files

arm64: dts: lx2160a: Correct CPU core idle state name



lx2160a support PW15 but not PW20, correct name to avoid confusing.

Signed-off-by: default avatarRan Wang <ran.wang_1@nxp.com>
Fixes: 00c5ce8a ("arm64: dts: lx2160a: add cpu idle support")
Acked-by: default avatarLi Yang <leoyang.li@nxp.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent 21094ba5
Loading
Loading
Loading
Loading
+18 −18
Original line number Diff line number Diff line
@@ -33,7 +33,7 @@
			i-cache-line-size = <64>;
			i-cache-sets = <192>;
			next-level-cache = <&cluster0_l2>;
			cpu-idle-states = <&cpu_pw20>;
			cpu-idle-states = <&cpu_pw15>;
		};

		cpu@1 {
@@ -49,7 +49,7 @@
			i-cache-line-size = <64>;
			i-cache-sets = <192>;
			next-level-cache = <&cluster0_l2>;
			cpu-idle-states = <&cpu_pw20>;
			cpu-idle-states = <&cpu_pw15>;
		};

		cpu@100 {
@@ -65,7 +65,7 @@
			i-cache-line-size = <64>;
			i-cache-sets = <192>;
			next-level-cache = <&cluster1_l2>;
			cpu-idle-states = <&cpu_pw20>;
			cpu-idle-states = <&cpu_pw15>;
		};

		cpu@101 {
@@ -81,7 +81,7 @@
			i-cache-line-size = <64>;
			i-cache-sets = <192>;
			next-level-cache = <&cluster1_l2>;
			cpu-idle-states = <&cpu_pw20>;
			cpu-idle-states = <&cpu_pw15>;
		};

		cpu@200 {
@@ -97,7 +97,7 @@
			i-cache-line-size = <64>;
			i-cache-sets = <192>;
			next-level-cache = <&cluster2_l2>;
			cpu-idle-states = <&cpu_pw20>;
			cpu-idle-states = <&cpu_pw15>;
		};

		cpu@201 {
@@ -113,7 +113,7 @@
			i-cache-line-size = <64>;
			i-cache-sets = <192>;
			next-level-cache = <&cluster2_l2>;
			cpu-idle-states = <&cpu_pw20>;
			cpu-idle-states = <&cpu_pw15>;
		};

		cpu@300 {
@@ -129,7 +129,7 @@
			i-cache-line-size = <64>;
			i-cache-sets = <192>;
			next-level-cache = <&cluster3_l2>;
			cpu-idle-states = <&cpu_pw20>;
			cpu-idle-states = <&cpu_pw15>;
		};

		cpu@301 {
@@ -145,7 +145,7 @@
			i-cache-line-size = <64>;
			i-cache-sets = <192>;
			next-level-cache = <&cluster3_l2>;
			cpu-idle-states = <&cpu_pw20>;
			cpu-idle-states = <&cpu_pw15>;
		};

		cpu@400 {
@@ -161,7 +161,7 @@
			i-cache-line-size = <64>;
			i-cache-sets = <192>;
			next-level-cache = <&cluster4_l2>;
			cpu-idle-states = <&cpu_pw20>;
			cpu-idle-states = <&cpu_pw15>;
		};

		cpu@401 {
@@ -177,7 +177,7 @@
			i-cache-line-size = <64>;
			i-cache-sets = <192>;
			next-level-cache = <&cluster4_l2>;
			cpu-idle-states = <&cpu_pw20>;
			cpu-idle-states = <&cpu_pw15>;
		};

		cpu@500 {
@@ -193,7 +193,7 @@
			i-cache-line-size = <64>;
			i-cache-sets = <192>;
			next-level-cache = <&cluster5_l2>;
			cpu-idle-states = <&cpu_pw20>;
			cpu-idle-states = <&cpu_pw15>;
		};

		cpu@501 {
@@ -209,7 +209,7 @@
			i-cache-line-size = <64>;
			i-cache-sets = <192>;
			next-level-cache = <&cluster5_l2>;
			cpu-idle-states = <&cpu_pw20>;
			cpu-idle-states = <&cpu_pw15>;
		};

		cpu@600 {
@@ -225,7 +225,7 @@
			i-cache-line-size = <64>;
			i-cache-sets = <192>;
			next-level-cache = <&cluster6_l2>;
			cpu-idle-states = <&cpu_pw20>;
			cpu-idle-states = <&cpu_pw15>;
		};

		cpu@601 {
@@ -241,7 +241,7 @@
			i-cache-line-size = <64>;
			i-cache-sets = <192>;
			next-level-cache = <&cluster6_l2>;
			cpu-idle-states = <&cpu_pw20>;
			cpu-idle-states = <&cpu_pw15>;
		};

		cpu@700 {
@@ -257,7 +257,7 @@
			i-cache-line-size = <64>;
			i-cache-sets = <192>;
			next-level-cache = <&cluster7_l2>;
			cpu-idle-states = <&cpu_pw20>;
			cpu-idle-states = <&cpu_pw15>;
		};

		cpu@701 {
@@ -273,7 +273,7 @@
			i-cache-line-size = <64>;
			i-cache-sets = <192>;
			next-level-cache = <&cluster7_l2>;
			cpu-idle-states = <&cpu_pw20>;
			cpu-idle-states = <&cpu_pw15>;
		};

		cluster0_l2: l2-cache0 {
@@ -340,9 +340,9 @@
			cache-level = <2>;
		};

		cpu_pw20: cpu-pw20 {
		cpu_pw15: cpu-pw15 {
			compatible = "arm,idle-state";
			idle-state-name = "PW20";
			idle-state-name = "PW15";
			arm,psci-suspend-param = <0x0>;
			entry-latency-us = <2000>;
			exit-latency-us = <2000>;