Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 06c18355 authored by qctecmdr's avatar qctecmdr Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: Add I2C NFC device node for shima"

parents 576fa1e8 c370aad7

qcom/shima-idp.dtsi

+21 −0
Original line number Diff line number Diff line
@@ -25,6 +25,27 @@ 
	};

};



&qupv3_se9_i2c {

	status = "ok";

	qcom,clk-freq-out = <1000000>;

	#address-cells = <1>;

	#size-cells = <0>;

	nq@28 {

		compatible = "qcom,sn-nci";

		reg = <0x28>;

		qcom,sn-irq = <&tlmm 87 0x00>;

		qcom,sn-ven = <&tlmm 62 0x00>;

		qcom,sn-firm = <&tlmm 86 0x00>;

		qcom,sn-clkreq = <&tlmm 63 0x00>;

		interrupt-parent = <&tlmm>;

		interrupts = <87 0>;

		interrupt-names = "nfc_irq";

		pinctrl-names = "nfc_active", "nfc_suspend";

		pinctrl-0 = <&nfc_int_active &nfc_enable_active>;

		pinctrl-1 = <&nfc_int_suspend &nfc_enable_suspend>;

	};

};



&sdhc_1 {

	status = "ok";

qcom/shima-pinctrl.dtsi

+60 −0
Original line number Diff line number Diff line
@@ -151,6 +151,66 @@ 
			};

		};



		nfc {

			nfc_int_active: nfc_int_active {

				/* active state */

				mux {

					/* GPIO 87: NFC Read Interrupt */

					pins = "gpio87";

					function = "gpio";

				};



				config {

					pins = "gpio87";

					drive-strength = <2>; /* 2 MA */

					bias-pull-down;

				};

			};



			nfc_int_suspend: nfc_int_suspend {

				/* sleep state */

				mux {

					/* GPIO 87: NFC Read Interrupt */

					pins = "gpio87";

					function = "gpio";

				};



				config {

					pins = "gpio87";

					drive-strength = <2>; /* 2 MA */

					bias-pull-down;

				};

			};



			nfc_enable_active: nfc_enable_active {

				mux {

					/* 62: Enable,86: Firmware,63: CLOCK */

					pins = "gpio62", "gpio86", "gpio63";

					function = "gpio";

				};



				config {

					pins = "gpio62", "gpio86", "gpio63";

					drive-strength = <2>; /* 2 MA */

					bias-disable;

				};

			};



			nfc_enable_suspend: nfc_enable_suspend {

				mux {

					/* 62: Enable,86: Firmware,63: CLOCK */

					pins = "gpio62", "gpio86", "gpio63";

					function = "gpio";

				};



				config {

					pins = "gpio62", "gpio86", "gpio63";

					drive-strength = <2>; /* 2 MA */

					bias-disable;

				};

			};

		};



		qupv3_se9_spi_pins: qupv3_se9_spi_pins {

			qupv3_se9_spi_active: qupv3_se9_spi_active {

				mux {

qcom/shima-qrd.dtsi

+21 −0
Original line number Diff line number Diff line
@@ -24,6 +24,27 @@ 
	};

};



&qupv3_se9_i2c {

	status = "ok";

	qcom,clk-freq-out = <1000000>;

	#address-cells = <1>;

	#size-cells = <0>;

	nq@28 {

		compatible = "qcom,sn-nci";

		reg = <0x28>;

		qcom,sn-irq = <&tlmm 87 0x00>;

		qcom,sn-ven = <&tlmm 62 0x00>;

		qcom,sn-firm = <&tlmm 86 0x00>;

		qcom,sn-clkreq = <&tlmm 63 0x00>;

		interrupt-parent = <&tlmm>;

		interrupts = <87 0>;

		interrupt-names = "nfc_irq";

		pinctrl-names = "nfc_active", "nfc_suspend";

		pinctrl-0 = <&nfc_int_active &nfc_enable_active>;

		pinctrl-1 = <&nfc_int_suspend &nfc_enable_suspend>;

	};

};



&sdhc_1 {

	status = "ok";