Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 04bc7d96 authored by Sylwester Nawrocki's avatar Sylwester Nawrocki Committed by Tomasz Figa
Browse files

clk: samsung: exynos4: Use single clock ID for CLK_MDMA gate clocks 



Exynos4210 and Exynos4x12 SoCs have the PL330 MDMA IP block clock
defined exactly in same way in documentation. Using different
names for these clocks is a bit misleading. Since there is no users
of CLK_MDMA2 in existing dts files this patch drops CLK_MDMA2 and
replaces it with CLK_MDMA in the driver. This ensures PL330 MDMA
has correct clock assigned on Exynos4x12 SoCs.

Suggested-by: default avatarTomasz Figa <t.figa@samsung.com>
Signed-off-by: default avatarSylwester Nawrocki <s.nawrocki@samsung.com>
Acked-by: default avatarKyungmin Park <kyungmin.park@samsung.com>
Signed-off-by: default avatarTomasz Figa <t.figa@samsung.com>
parent 42fb57c0

drivers/clk/samsung/clk-exynos4.c

+1 −1
Original line number Diff line number Diff line
@@ -903,7 +903,7 @@ static struct samsung_gate_clock exynos4x12_gate_clks[] __initdata = { 
	GATE(CLK_AUDSS, "audss", "sclk_epll", E4X12_GATE_IP_MAUDIO, 0, 0, 0),

	GATE(CLK_MDNIE0, "mdnie0", "aclk160", GATE_IP_LCD0, 2, 0, 0),

	GATE(CLK_ROTATOR, "rotator", "aclk200", E4X12_GATE_IP_IMAGE, 1, 0, 0),

	GATE(CLK_MDMA2, "mdma2", "aclk200", E4X12_GATE_IP_IMAGE, 2, 0, 0),

	GATE(CLK_MDMA, "mdma", "aclk200", E4X12_GATE_IP_IMAGE, 2, 0, 0),

	GATE(CLK_SMMU_MDMA, "smmu_mdma", "aclk200", E4X12_GATE_IP_IMAGE, 5, 0,

		0),

	GATE(CLK_MIPI_HSI, "mipi_hsi", "aclk133", GATE_IP_FSYS, 10, 0, 0),

include/dt-bindings/clock/exynos4.h

+0 −1
Original line number Diff line number Diff line
@@ -181,7 +181,6 @@ 
#define CLK_KEYIF		347

#define CLK_AUDSS		348

#define CLK_MIPI_HSI		349 /* Exynos4210 only */

#define CLK_MDMA2		350 /* Exynos4210 only */

#define CLK_PIXELASYNCM0	351

#define CLK_PIXELASYNCM1	352

#define CLK_FIMC_LITE0		353 /* Exynos4x12 only */