Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 03c4fda6 authored by Jasper Mattsson's avatar Jasper Mattsson Committed by Stephen Boyd
Browse files

clk: mediatek: Add MUX_FLAGS macro 



This is required to mark outputs of certain MUXes as CLK_IS_CRITICAL.

Signed-off-by: default avatarJasper Mattsson <jasu@njomotys.info>
Acked-by: default avatarMars Cheng <mars.cheng@mediatek.com>
Signed-off-by: default avatarMatthias Brugger <matthias.bgg@gmail.com>
Signed-off-by: default avatarStephen Boyd <sboyd@kernel.org>
parent bfeffd15

drivers/clk/mediatek/clk-mtk.h

+6 −2
Original line number Diff line number Diff line
@@ -111,7 +111,11 @@ struct mtk_composite { 
	MUX_GATE_FLAGS(_id, _name, _parents, _reg, _shift, _width,	\

		_gate, CLK_SET_RATE_PARENT)



#define MUX(_id, _name, _parents, _reg, _shift, _width) {		\

#define MUX(_id, _name, _parents, _reg, _shift, _width)			\

	MUX_FLAGS(_id, _name, _parents, _reg,				\

		  _shift, _width, CLK_SET_RATE_PARENT)



#define MUX_FLAGS(_id, _name, _parents, _reg, _shift, _width, _flags) {	\

		.id = _id,						\

		.name = _name,						\

		.mux_reg = _reg,					\
@@ -121,7 +125,7 @@ struct mtk_composite { 
		.divider_shift = -1,					\

		.parent_names = _parents,				\

		.num_parents = ARRAY_SIZE(_parents),			\

		.flags = CLK_SET_RATE_PARENT,				\

		.flags = _flags,				\

	}



#define DIV_GATE(_id, _name, _parent, _gate_reg, _gate_shift, _div_reg,	\