Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 013c2403 authored by Artemy Kovalyov's avatar Artemy Kovalyov Committed by Jason Gunthorpe
Browse files

IB/mlx5: Fix MR cache initialization 



Schedule MR cache work only after bucket was initialized.

Cc: <stable@vger.kernel.org> # 4.10
Fixes: 49780d42 ("IB/mlx5: Expose MR cache for mlx5_ib")
Signed-off-by: default avatarArtemy Kovalyov <artemyko@mellanox.com>
Reviewed-by: default avatarMajd Dibbiny <majd@mellanox.com>
Signed-off-by: default avatarLeon Romanovsky <leonro@mellanox.com>
Signed-off-by: default avatarJason Gunthorpe <jgg@mellanox.com>
parent e54b6a3b

drivers/infiniband/hw/mlx5/mr.c

+1 −1
Original line number Diff line number Diff line
@@ -691,7 +691,6 @@ int mlx5_mr_cache_init(struct mlx5_ib_dev *dev) 
		init_completion(&ent->compl);

		INIT_WORK(&ent->work, cache_work_func);

		INIT_DELAYED_WORK(&ent->dwork, delayed_cache_work_func);

		queue_work(cache->wq, &ent->work);



		if (i > MR_CACHE_LAST_STD_ENTRY) {

			mlx5_odp_init_mr_cache_entry(ent);
@@ -711,6 +710,7 @@ int mlx5_mr_cache_init(struct mlx5_ib_dev *dev) 
			ent->limit = dev->mdev->profile->mr_cache[i].limit;

		else

			ent->limit = 0;

		queue_work(cache->wq, &ent->work);

	}



	err = mlx5_mr_cache_debugfs_init(dev);