Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit fdda1f9e authored by Simon Horman's avatar Simon Horman
Browse files

ARM: dts: r8a7791: Use R-Car Gen 2 fallback binding for msiof nodes



Use recently added R-Car Gen 2 fallback binding for msiof nodes in
DT for r8a7791 SoC.

This has no run-time effect for the current driver as the initialisation
sequence is the same for the SoC-specific binding for r8a7791 and the
fallback binding for R-Car Gen 2.

Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
Reviewed-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
parent 40a99dbb
Loading
Loading
Loading
Loading
+6 −3
Original line number Original line Diff line number Diff line
@@ -1521,7 +1521,8 @@
	};
	};


	msiof0: spi@e6e20000 {
	msiof0: spi@e6e20000 {
		compatible = "renesas,msiof-r8a7791";
		compatible = "renesas,msiof-r8a7791",
			     "renesas,rcar-gen2-msiof";
		reg = <0 0xe6e20000 0 0x0064>;
		reg = <0 0xe6e20000 0 0x0064>;
		interrupts = <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>;
		interrupts = <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mstp0_clks R8A7791_CLK_MSIOF0>;
		clocks = <&mstp0_clks R8A7791_CLK_MSIOF0>;
@@ -1535,7 +1536,8 @@
	};
	};


	msiof1: spi@e6e10000 {
	msiof1: spi@e6e10000 {
		compatible = "renesas,msiof-r8a7791";
		compatible = "renesas,msiof-r8a7791",
			     "renesas,rcar-gen2-msiof";
		reg = <0 0xe6e10000 0 0x0064>;
		reg = <0 0xe6e10000 0 0x0064>;
		interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>;
		interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mstp2_clks R8A7791_CLK_MSIOF1>;
		clocks = <&mstp2_clks R8A7791_CLK_MSIOF1>;
@@ -1549,7 +1551,8 @@
	};
	};


	msiof2: spi@e6e00000 {
	msiof2: spi@e6e00000 {
		compatible = "renesas,msiof-r8a7791";
		compatible = "renesas,msiof-r8a7791",
			     "renesas,rcar-gen2-msiof";
		reg = <0 0xe6e00000 0 0x0064>;
		reg = <0 0xe6e00000 0 0x0064>;
		interrupts = <GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>;
		interrupts = <GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mstp2_clks R8A7791_CLK_MSIOF2>;
		clocks = <&mstp2_clks R8A7791_CLK_MSIOF2>;