Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit fdc0f235 authored by Kunihiko Hayashi's avatar Kunihiko Hayashi Committed by Philipp Zabel
Browse files

reset: uniphier: add PCIe reset control support 



Add reset lines for PCIe controller on UniPhier SoCs. This adds support for
Pro5, LD20 and PXs3.

Signed-off-by: default avatarKunihiko Hayashi <hayashi.kunihiko@socionext.com>
Acked-by: default avatarMasahiro Yamada <yamada.masahiro@socionext.com>
Signed-off-by: default avatarPhilipp Zabel <p.zabel@pengutronix.de>
parent e6914365

drivers/reset/reset-uniphier.c

+3 −0
Original line number Diff line number Diff line
@@ -73,6 +73,7 @@ static const struct uniphier_reset_data uniphier_pro5_sys_reset_data[] = { 
	UNIPHIER_RESETX(12, 0x2000, 6),		/* GIO (PCIe, USB3) */

	UNIPHIER_RESETX(14, 0x2000, 17),	/* USB30 */

	UNIPHIER_RESETX(15, 0x2004, 17),	/* USB31 */

	UNIPHIER_RESETX(24, 0x2008, 2),		/* PCIe */

	UNIPHIER_RESETX(40, 0x2000, 13),	/* AIO */

	UNIPHIER_RESET_END,

};
@@ -115,6 +116,7 @@ static const struct uniphier_reset_data uniphier_ld20_sys_reset_data[] = { 
	UNIPHIER_RESETX(17, 0x200c, 13),	/* USB30-PHY1 */

	UNIPHIER_RESETX(18, 0x200c, 14),	/* USB30-PHY2 */

	UNIPHIER_RESETX(19, 0x200c, 15),	/* USB30-PHY3 */

	UNIPHIER_RESETX(24, 0x200c, 4),		/* PCIe */

	UNIPHIER_RESETX(40, 0x2008, 0),		/* AIO */

	UNIPHIER_RESETX(41, 0x2008, 1),		/* EVEA */

	UNIPHIER_RESETX(42, 0x2010, 2),		/* EXIV */
@@ -134,6 +136,7 @@ static const struct uniphier_reset_data uniphier_pxs3_sys_reset_data[] = { 
	UNIPHIER_RESETX(18, 0x200c, 20),	/* USB30-PHY2 */

	UNIPHIER_RESETX(20, 0x200c, 17),	/* USB31-PHY0 */

	UNIPHIER_RESETX(21, 0x200c, 19),	/* USB31-PHY1 */

	UNIPHIER_RESETX(24, 0x200c, 3),		/* PCIe */

	UNIPHIER_RESET_END,

};