Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit fd75b345 authored by Shunqian Zheng's avatar Shunqian Zheng Committed by Heiko Stuebner
Browse files

clk: rockchip: add 2016M to big cpu clk rate table on rk3399 



We would prefer the 2016M as 2.0G than 1992M which seems odd, adding
it to big cpu clk rate table then we can set 2016M in dts.

Signed-off-by: default avatarShunqian Zheng <zhengsq@rock-chips.com>
Reviewed-by: default avatarXing Zheng <zhengxing@rock-chips.com>
Signed-off-by: default avatarHeiko Stuebner <heiko@sntech.de>
parent 464b9eeb

drivers/clk/rockchip/clk-rk3399.c

+1 −0
Original line number Diff line number Diff line
@@ -379,6 +379,7 @@ static struct rockchip_cpuclk_rate_table rk3399_cpuclkb_rates[] __initdata = { 
	RK3399_CPUCLKB_RATE(2184000000, 1, 11, 11),

	RK3399_CPUCLKB_RATE(2088000000, 1, 10, 10),

	RK3399_CPUCLKB_RATE(2040000000, 1, 10, 10),

	RK3399_CPUCLKB_RATE(2016000000, 1, 9, 9),

	RK3399_CPUCLKB_RATE(1992000000, 1, 9, 9),

	RK3399_CPUCLKB_RATE(1896000000, 1, 9, 9),

	RK3399_CPUCLKB_RATE(1800000000, 1, 8, 8),