Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f2f5f2a1 authored by Vasanthakumar Thiagarajan's avatar Vasanthakumar Thiagarajan Committed by John W. Linville
Browse files

ath9k_hw: Get AHB clock information from ath9k_platform_data 



Add a bool in ath9k_platform_data to pass AHB clock speed information.
Driver needs this to configure PLL on some SOCs.

Signed-off-by: default avatarVasanthakumar Thiagarajan <vasanth@atheros.com>
Signed-off-by: default avatarJohn W. Linville <linville@tuxdriver.com>
parent 35d5f561

drivers/net/wireless/ath/ath9k/hw.h

+2 −0
Original line number Diff line number Diff line
@@ -846,6 +846,8 @@ struct ath_hw { 


	/* Enterprise mode cap */

	u32 ent_mode;



	bool is_clk_25mhz;

};



struct ath_bus_ops {

drivers/net/wireless/ath/ath9k/init.c

+1 −0
Original line number Diff line number Diff line
@@ -574,6 +574,7 @@ static int ath9k_init_softc(u16 devid, struct ath_softc *sc, u16 subsysid, 
		sc->sc_ah->gpio_mask = pdata->gpio_mask;

		sc->sc_ah->gpio_val = pdata->gpio_val;

		sc->sc_ah->led_pin = pdata->led_pin;

		ah->is_clk_25mhz = pdata->is_clk_25mhz;

	}



	common = ath9k_hw_common(ah);

include/linux/ath9k_platform.h

+2 −0
Original line number Diff line number Diff line
@@ -28,6 +28,8 @@ struct ath9k_platform_data { 
	int led_pin;

	u32 gpio_mask;

	u32 gpio_val;



	bool is_clk_25mhz;

};



#endif /* _LINUX_ATH9K_PLATFORM_H */