Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f103ad15 authored by Thor Thayer's avatar Thor Thayer Committed by Borislav Petkov
Browse files

Documentation: dt: socfpga: Add Arria10 Ethernet binding 



Add the device tree bindings needed to support the Altera Ethernet FIFO
buffers on the Arria10 chip.

Signed-off-by: default avatarThor Thayer <tthayer@opensource.altera.com>
Acked-by: default avatarRob Herring <robh@kernel.org>
Cc: devicetree@vger.kernel.org
Cc: linux-arm-kernel@lists.infradead.org
Cc: linux-edac <linux-edac@vger.kernel.org>
Link: http://lkml.kernel.org/r/1466603939-7526-6-git-send-email-tthayer@opensource.altera.com


Signed-off-by: default avatarBorislav Petkov <bp@suse.de>
parent 6b300fb9

Documentation/devicetree/bindings/arm/altera/socfpga-eccmgr.txt

+24 −0
Original line number Diff line number Diff line
@@ -82,6 +82,14 @@ Required Properties: 
- interrupts : Should be single bit error interrupt, then double bit error

	interrupt, in this order.



Ethernet FIFO ECC

Required Properties:

- compatible      : Should be "altr,socfpga-eth-mac-ecc"

- reg             : Address and size for ECC block registers.

- altr,ecc-parent : phandle to parent Ethernet node.

- interrupts      : Should be single bit error interrupt, then double bit error

	interrupt, in this order.



Example:



	eccmgr: eccmgr@ffd06000 {
@@ -108,4 +116,20 @@ Example: 
			interrupts = <1 IRQ_TYPE_LEVEL_HIGH>,

				     <33 IRQ_TYPE_LEVEL_HIGH> ;

		};



		emac0-rx-ecc@ff8c0800 {

			compatible = "altr,socfpga-eth-mac-ecc";

			reg = <0xff8c0800 0x400>;

			altr,ecc-parent = <&gmac0>;

			interrupts = <4 IRQ_TYPE_LEVEL_HIGH>,

				     <36 IRQ_TYPE_LEVEL_HIGH>;

		};



		emac0-tx-ecc@ff8c0c00 {

			compatible = "altr,socfpga-eth-mac-ecc";

			reg = <0xff8c0c00 0x400>;

			altr,ecc-parent = <&gmac0>;

			interrupts = <5 IRQ_TYPE_LEVEL_HIGH>,

				     <37 IRQ_TYPE_LEVEL_HIGH>;

		};

	};