Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f0c9c727 authored by Charan Teja Reddy's avatar Charan Teja Reddy
Browse files

ARM: dts: msm: update memory map according to v4 on lito



Update the memory map configurations according to V4 on Lito.

Change-Id: Ia3967eb3ecde8e1e5f5658a8ad87d1d4ad7e217f
Signed-off-by: default avatarCharan Teja Reddy <charante@codeaurora.org>
parent 0b5dcc39
Loading
Loading
Loading
Loading
+31 −25
Original line number Diff line number Diff line
@@ -365,11 +365,11 @@

		xbl_aop_mem: xbl_aop_region@80700000 {
			no-map;
			reg = <0x0 0x80700000 0x0 0x120000>;
			reg = <0x0 0x80700000 0x0 0x160000>;
		};

		cmd_db: reserved-memory@80820000 {
			reg = <0x0 0x80820000 0x0 0x20000>;
		cmd_db: reserved-memory@80860000 {
			reg = <0x0 0x80860000 0x0 0x20000>;
			compatible = "qcom,cmd-db";
			no-map;
		};
@@ -395,70 +395,76 @@
			reg = <0x0 0x81e00000 0x0 0x2600000>;
		};

		modem_wlan_mem: modem_wlan_region@87400000 {
		pil_camera_mem: pil_camera_region@86000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x87400000 0x0 0xc900000>;
			reg = <0x0 0x86000000 0x0 0x500000>;
		};

		pil_camera_mem: pil_camera_region@93d00000 {
		pil_npu_mem: pil_npu_region@86500000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x93d00000 0x0 0x500000>;
			reg = <0x0 0x86500000 0x0 0x500000>;
		};

		pil_npu_mem: pil_npu_region@94200000 {
		pil_video_mem: pil_video_region@86a00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x94200000 0x0 0x500000>;
			reg = <0x0 0x86a00000 0x0 0x500000>;
		};

		pil_video_mem: pil_video_region@94700000 {
		pil_cvp_mem: pil_cvp_region@86f00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x94700000 0x0 0x500000>;
			reg = <0x0 0x86f00000 0x0 0x500000>;
		};

		pil_cvp_mem: pil_cvp_region@94c00000 {
		pil_cdsp_mem: pil_cdsp_region@87400000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x94c00000 0x0 0x500000>;
			reg = <0x0 0x87400000 0x0 0x1e00000>;
		};

		pil_cdsp_mem: pil_cdsp_region@95100000 {
		pil_adsp_mem: pil_adsp_region@89200000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x95100000 0x0 0x1e00000>;
			reg = <0x0 0x89200000 0x0 0x2800000>;
		};

		pil_adsp_mem: pil_adsp_region@96f00000 {
		pil_wlan_fw_mem: pil_wlan_fw_region@8ba00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x96f00000 0x0 0x2800000>;
			reg = <0x0 0x8ba00000 0x0 0x200000>;
		};

		pil_wlan_fw_mem: pil_wlan_fw_region@99700000 {
		pil_ipa_fw_mem: pil_ipa_fw_region@8bc00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x99700000 0x0 0x200000>;
			reg = <0x0 0x8bc00000 0x0 0x10000>;
		};

		pil_ipa_fw_mem: pil_ipa_fw_region@99900000 {
		pil_ipa_gsi_mem: pil_ipa_gsi_region@8bc10000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x99900000 0x0 0x10000>;
			reg = <0x0 0x8bc10000 0x0 0x5400>;
		};

		pil_ipa_gsi_mem: pil_ipa_gsi_region@99910000 {
		pil_gpu_mem: pil_gpu_region@8bc15400 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x99910000 0x0 0x5400>;
			reg = <0x0 0x8bc15400 0x0 0x2000>;
		};

		pil_gpu_mem: pil_gpu_region@99915400 {
		reserved_pil: reserved_pil_mem_region@8bc17400 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x99915400 0x0 0x2000>;
			reg = <0x0 0x8bc17400 0x0 0x3e8c00>;
		};

		modem_wlan_mem: modem_wlan_region@8c000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x8c000000 0x0 0xc900000>;
		};

		qseecom_mem: qseecom_mem_region@9e000000 {