Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f0afc6b1 authored by Thomas Petazzoni's avatar Thomas Petazzoni Committed by David S. Miller
Browse files

sparc: move MSI related definitions to where they are used 



The definitions in arch/sparc/include/asm/msi.h are only used in
arch/sparc/mm/srmmu.c, so it makes sense to have them in the C file
directly.

In addition, having a custom arch/sparc/include/asm/msi.h prevents
from using the asm-generic version of this header, which is necessary
to be able to include <linux/msi.h> when CONFIG_GENERIC_MSI_IRQ_DOMAIN
is enabled.

Signed-off-by: default avatarThomas Petazzoni <thomas.petazzoni@bootlin.com>
Acked-by: default avatarSam Ravnborg <sam@ravnborg.org>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent 6f57ed68

arch/sparc/include/asm/msi.h

deleted100644 → 0
+0 −32
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0 */

/*

 * msi.h:  Defines specific to the MBus - Sbus - Interface.

 *

 * Copyright (C) 1996 David S. Miller (davem@caip.rutgers.edu)

 * Copyright (C) 1996 Eddie C. Dost   (ecd@skynet.be)

 */



#ifndef _SPARC_MSI_H

#define _SPARC_MSI_H



/*

 * Locations of MSI Registers.

 */

#define MSI_MBUS_ARBEN	0xe0001008	/* MBus Arbiter Enable register */



/*

 * Useful bits in the MSI Registers.

 */

#define MSI_ASYNC_MODE  0x80000000	/* Operate the MSI asynchronously */





static inline void msi_set_sync(void)

{

	__asm__ __volatile__ ("lda [%0] %1, %%g3\n\t"

			      "andn %%g3, %2, %%g3\n\t"

			      "sta %%g3, [%0] %1\n\t" : :

			      "r" (MSI_MBUS_ARBEN),

			      "i" (ASI_M_CTL), "r" (MSI_ASYNC_MODE) : "g3");

}



#endif /* !(_SPARC_MSI_H) */

arch/sparc/mm/srmmu.c

+19 −1
Original line number Diff line number Diff line
@@ -37,7 +37,6 @@ 
#include <asm/mbus.h>

#include <asm/page.h>

#include <asm/asi.h>

#include <asm/msi.h>

#include <asm/smp.h>

#include <asm/io.h>
@@ -116,6 +115,25 @@ static inline void srmmu_ctxd_set(ctxd_t *ctxp, pgd_t *pgdp) 
	set_pte((pte_t *)ctxp, pte);

}



/*

 * Locations of MSI Registers.

 */

#define MSI_MBUS_ARBEN	0xe0001008	/* MBus Arbiter Enable register */



/*

 * Useful bits in the MSI Registers.

 */

#define MSI_ASYNC_MODE  0x80000000	/* Operate the MSI asynchronously */



static void msi_set_sync(void)

{

	__asm__ __volatile__ ("lda [%0] %1, %%g3\n\t"

			      "andn %%g3, %2, %%g3\n\t"

			      "sta %%g3, [%0] %1\n\t" : :

			      "r" (MSI_MBUS_ARBEN),

			      "i" (ASI_M_CTL), "r" (MSI_ASYNC_MODE) : "g3");

}



void pmd_set(pmd_t *pmdp, pte_t *ptep)

{

	unsigned long ptp;	/* Physical address, shifted right by 4 */