Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit ea851806 authored by Deepak Kumar's avatar Deepak Kumar
Browse files

msm: kgsl: Configure UBWC correctly for LPDDR3 on A610



Both LPDDR3 and LPDDR4x are supported for A610 GPU. LPDDR3
has multiple different highest bank bit values based on
different DDR density. This change adds support to query
highest bank bit value from device tree for LPDDR3 parts
and program it accordingly. This is needed to ensure that
UBWC is configured properly for all supported DDR type.

Change-Id: Ife3156e6d7db40e84cf3c22b71de08fae4f31818
Signed-off-by: default avatarDeepak Kumar <dkumar@codeaurora.org>
parent dbd1a2d2
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment