Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ea41fb64 authored by Leo (Sunpeng) Li's avatar Leo (Sunpeng) Li Committed by Alex Deucher
Browse files

drm/amd/display: Expose DCE110 CRC functions for DCE8



Implement CRC for DCE8. Registers remain the same, so call DCE110 code
directly.

Signed-off-by: default avatarLeo (Sunpeng) Li <sunpeng.li@amd.com>
Reviewed-by: default avatarHarry Wentland <Harry.Wentland@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 60c118c6
Loading
Loading
Loading
Loading
+4 −4
Original line number Diff line number Diff line
@@ -2091,7 +2091,7 @@ static bool dce110_is_tg_enabled(struct timing_generator *tg)
	return field == 1;
}

static bool dce110_configure_crc(struct timing_generator *tg,
bool dce110_configure_crc(struct timing_generator *tg,
			  const struct crc_params *params)
{
	uint32_t cntl_addr = 0;
@@ -2168,7 +2168,7 @@ static bool dce110_configure_crc(struct timing_generator *tg,
	return true;
}

static bool dce110_get_crc(struct timing_generator *tg,
bool dce110_get_crc(struct timing_generator *tg,
		    uint32_t *r_cr, uint32_t *g_y, uint32_t *b_cb)
{
	uint32_t addr = 0;
+6 −0
Original line number Diff line number Diff line
@@ -276,4 +276,10 @@ void dce110_tg_set_colors(struct timing_generator *tg,
bool dce110_arm_vert_intr(
		struct timing_generator *tg, uint8_t width);

bool dce110_configure_crc(struct timing_generator *tg,
			  const struct crc_params *params);

bool dce110_get_crc(struct timing_generator *tg,
		    uint32_t *r_cr, uint32_t *g_y, uint32_t *b_cb);

#endif /* __DC_TIMING_GENERATOR_DCE110_H__ */
+2 −0
Original line number Diff line number Diff line
@@ -212,6 +212,8 @@ static const struct timing_generator_funcs dce80_tg_funcs = {
		/* DCE8.0 overrides */
		.enable_advanced_request =
				dce80_timing_generator_enable_advanced_request,
		.configure_crc = dce110_configure_crc,
		.get_crc = dce110_get_crc,
};

void dce80_timing_generator_construct(