Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e9c176d5 authored by Ander Conselvan de Oliveira's avatar Ander Conselvan de Oliveira
Browse files

drm/i915: Split write of pattern to DP reg from intel_dp_set_link_train 



Split the register write with the new link training pattern out of
intel_dp_set_link_train(), so that the i915 specific code is in a
separate function.

Signed-off-by: default avatarAnder Conselvan de Oliveira <ander.conselvan.de.oliveira@intel.com>
Reviewed-by: default avatarSivakumar Thulasimani <sivakumar.thulasimani@intel.com>
Link: http://patchwork.freedesktop.org/patch/msgid/1445594525-7174-3-git-send-email-ander.conselvan.de.oliveira@intel.com
parent f4eb692e

drivers/gpu/drm/i915/intel_dp.c

+13 −5
Original line number Diff line number Diff line
@@ -3594,20 +3594,28 @@ intel_dp_set_signal_levels(struct intel_dp *intel_dp) 
	intel_dp->DP = (intel_dp->DP & ~mask) | signal_levels;

}



static bool

intel_dp_set_link_train(struct intel_dp *intel_dp,

static void

intel_dp_program_link_training_pattern(struct intel_dp *intel_dp,

				       uint8_t dp_train_pat)

{

	struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);

	struct drm_i915_private *dev_priv =

		to_i915(intel_dig_port->base.base.dev);

	uint8_t buf[sizeof(intel_dp->train_set) + 1];

	int ret, len;



	_intel_dp_set_link_train(intel_dp, &intel_dp->DP, dp_train_pat);



	I915_WRITE(intel_dp->output_reg, intel_dp->DP);

	POSTING_READ(intel_dp->output_reg);

}



static bool

intel_dp_set_link_train(struct intel_dp *intel_dp,

			uint8_t dp_train_pat)

{

	uint8_t buf[sizeof(intel_dp->train_set) + 1];

	int ret, len;



	intel_dp_program_link_training_pattern(intel_dp, dp_train_pat);



	buf[0] = dp_train_pat;

	if ((dp_train_pat & DP_TRAINING_PATTERN_MASK) ==