Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e3215713 authored Mar 31, 2017 by yt.shen@mediatek.com Committed by CK Hu Apr 08, 2017

dt-bindings: display: mediatek: update supported chips



Add decriptions about supported chips, including MT2701 & MT8173

Signed-off-by: YT Shen <yt.shen@mediatek.com>
Acked-by: Rob Herring <robh@kernel.org>

parent 01687781

Documentation/devicetree/bindings/display/mediatek/mediatek,disp.txt

+2 −0

Original line number	Diff line number	Diff line
		@@ -40,6 +40,7 @@ Required properties (all function blocks):
		"mediatek,<chip>-dpi" - DPI controller, see mediatek,dpi.txt
		"mediatek,<chip>-disp-mutex" - display mutex
		"mediatek,<chip>-disp-od" - overdrive
		the supported chips are mt2701 and mt8173.
		- reg: Physical base address and length of the function block register space
		- interrupts: The interrupt signal from the function block (required, except for
		merge and split function blocks).
		@@ -54,6 +55,7 @@ Required properties (DMA function blocks):
		"mediatek,<chip>-disp-ovl"
		"mediatek,<chip>-disp-rdma"
		"mediatek,<chip>-disp-wdma"
		the supported chips are mt2701 and mt8173.
		- larb: Should contain a phandle pointing to the local arbiter device as defined
		in Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.txt
		- iommus: Should point to the respective IOMMU block with master port as

Documentation/devicetree/bindings/display/mediatek/mediatek,dsi.txt

+2 −0

Original line number	Diff line number	Diff line
		@@ -7,6 +7,7 @@ channel output.

		Required properties:
		- compatible: "mediatek,<chip>-dsi"
		the supported chips are mt2701 and mt8173.
		- reg: Physical base address and length of the controller's registers
		- interrupts: The interrupt signal from the function block.
		- clocks: device clocks
		@@ -25,6 +26,7 @@ The MIPI TX configuration module controls the MIPI D-PHY.

		Required properties:
		- compatible: "mediatek,<chip>-mipi-tx"
		the supported chips are mt2701 and mt8173.
		- reg: Physical base address and length of the controller's registers
		- clocks: PLL reference clock
		- clock-output-names: name of the output clock line to the DSI encoder