Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e2102cea authored by Geert Uytterhoeven's avatar Geert Uytterhoeven Committed by Simon Horman
Browse files

arm64: dts: r8a7795: Complete SYS-DMAC nodes 



Complete the dma-controller nodes for SYS-DMAC 0 to 2.

Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 92e963f5

arch/arm64/boot/dts/renesas/r8a7795.dtsi

+90 −3
Original line number Original line Diff line number Diff line
@@ -333,15 +333,102 @@ 
		};

		};





		dmac0: dma-controller@e6700000 {

		dmac0: dma-controller@e6700000 {

			/* Empty node for now */

			compatible = "renesas,dmac-r8a7795",

				     "renesas,rcar-dmac";

			reg = <0 0xe6700000 0 0x10000>;

			interrupts = <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-names = "error",

					"ch0", "ch1", "ch2", "ch3",

					"ch4", "ch5", "ch6", "ch7",

					"ch8", "ch9", "ch10", "ch11",

					"ch12", "ch13", "ch14", "ch15";

			clocks = <&cpg CPG_MOD 219>;

			clock-names = "fck";

			power-domains = <&cpg>;

			#dma-cells = <1>;

			dma-channels = <16>;

		};

		};





		dmac1: dma-controller@e7300000 {

		dmac1: dma-controller@e7300000 {

			/* Empty node for now */

			compatible = "renesas,dmac-r8a7795",

				     "renesas,rcar-dmac";

			reg = <0 0xe7300000 0 0x10000>;

			interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 217 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-names = "error",

					"ch0", "ch1", "ch2", "ch3",

					"ch4", "ch5", "ch6", "ch7",

					"ch8", "ch9", "ch10", "ch11",

					"ch12", "ch13", "ch14", "ch15";

			clocks = <&cpg CPG_MOD 218>;

			clock-names = "fck";

			power-domains = <&cpg>;

			#dma-cells = <1>;

			dma-channels = <16>;

		};

		};





		dmac2: dma-controller@e7310000 {

		dmac2: dma-controller@e7310000 {

			/* Empty node for now */

			compatible = "renesas,dmac-r8a7795",

				     "renesas,rcar-dmac";

			reg = <0 0xe7310000 0 0x10000>;

			interrupts = <GIC_SPI 416 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 417 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 426 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 427 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 428 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 429 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 430 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 431 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-names = "error",

					"ch0", "ch1", "ch2", "ch3",

					"ch4", "ch5", "ch6", "ch7",

					"ch8", "ch9", "ch10", "ch11",

					"ch12", "ch13", "ch14", "ch15";

			clocks = <&cpg CPG_MOD 217>;

			clock-names = "fck";

			power-domains = <&cpg>;

			#dma-cells = <1>;

			dma-channels = <16>;

		};

		};





		avb: ethernet@e6800000 {

		avb: ethernet@e6800000 {