Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e0f5f1c8 authored by Michael Neuling's avatar Michael Neuling Committed by Greg Kroah-Hartman
Browse files

powerpc/tm: Fix HFSCR bit for no suspend case 



commit dd9a8c5a87395b6f05552c3b44e42fdc95760552 upstream.

Currently on P9N DD2.1 we end up taking infinite TM facility
unavailable exceptions on the first TM usage by userspace.

In the special case of TM no suspend (P9N DD2.1), Linux is told TM is
off via CPU dt-ftrs but told to (partially) use it via
OPAL_REINIT_CPUS_TM_SUSPEND_DISABLED. So HFSCR[TM] will be off from
dt-ftrs but we need to turn it on for the no suspend case.

This patch fixes this by enabling HFSCR TM in this case.

Cc: stable@vger.kernel.org # 4.15+
Signed-off-by: default avatarMichael Neuling <mikey@neuling.org>
Signed-off-by: default avatarPaul Mackerras <paulus@ozlabs.org>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent 7607e1da

arch/powerpc/kernel/setup_64.c

+12 −6
Original line number Diff line number Diff line
@@ -243,13 +243,19 @@ static void cpu_ready_for_interrupts(void) 
	}



	/*

	 * Fixup HFSCR:TM based on CPU features. The bit is set by our

	 * early asm init because at that point we haven't updated our

	 * CPU features from firmware and device-tree. Here we have,

	 * so let's do it.

	 */

	if (cpu_has_feature(CPU_FTR_HVMODE) && !cpu_has_feature(CPU_FTR_TM_COMP))

	 * Set HFSCR:TM based on CPU features:

	 * In the special case of TM no suspend (P9N DD2.1), Linux is

	 * told TM is off via the dt-ftrs but told to (partially) use

	 * it via OPAL_REINIT_CPUS_TM_SUSPEND_DISABLED. So HFSCR[TM]

	 * will be off from dt-ftrs but we need to turn it on for the

	 * no suspend case.

	 */

	if (cpu_has_feature(CPU_FTR_HVMODE)) {

		if (cpu_has_feature(CPU_FTR_TM_COMP))

			mtspr(SPRN_HFSCR, mfspr(SPRN_HFSCR) | HFSCR_TM);

		else

			mtspr(SPRN_HFSCR, mfspr(SPRN_HFSCR) & ~HFSCR_TM);

	}



	/* Set IR and DR in PACA MSR */

	get_paca()->kernel_msr = MSR_KERNEL;