Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit df285903 authored by David Collins's avatar David Collins
Browse files

Revert "clk: qcom: gcc-kona: configure video axi clocks to be always-on" 



This reverts commit 3c0c5b54.
Keeping gcc_video_axi0_clk and gcc_video_axi1_clk clocks enabled
at all times causes problems for video core power collapse.
In particular, doing so leads to a NOC error each time that the
video core is power collapsed.

Change-Id: I89558e2b488a7b2cf928d9bc19a222479ee30157
Signed-off-by: default avatarDavid Collins <collinsd@codeaurora.org>
parent cc7a8b2d

drivers/clk/qcom/gcc-kona.c

+2 −4
Original line number Diff line number Diff line
@@ -3891,13 +3891,12 @@ static struct clk_branch gcc_video_ahb_clk = { 


static struct clk_branch gcc_video_axi0_clk = {

	.halt_reg = 0xb024,

	.halt_check = BRANCH_HALT_SKIP,

	.halt_check = BRANCH_HALT,

	.clkr = {

		.enable_reg = 0xb024,

		.enable_mask = BIT(0),

		.hw.init = &(struct clk_init_data){

			.name = "gcc_video_axi0_clk",

			.flags = CLK_IS_CRITICAL,

			.ops = &clk_branch2_ops,

		},

	},
@@ -3905,13 +3904,12 @@ static struct clk_branch gcc_video_axi0_clk = { 


static struct clk_branch gcc_video_axi1_clk = {

	.halt_reg = 0xb028,

	.halt_check = BRANCH_HALT_SKIP,

	.halt_check = BRANCH_HALT,

	.clkr = {

		.enable_reg = 0xb028,

		.enable_mask = BIT(0),

		.hw.init = &(struct clk_init_data){

			.name = "gcc_video_axi1_clk",

			.flags = CLK_IS_CRITICAL,

			.ops = &clk_branch2_ops,

		},

	},