Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit dbcac9c8 authored by Dmytro Laktyushkin's avatar Dmytro Laktyushkin Committed by Alex Deucher
Browse files

drm/amd/display: add max scl ratio to soc bounding box 



Signed-off-by: default avatarDmytro Laktyushkin <Dmytro.Laktyushkin@amd.com>
Reviewed-by: default avatarCharlene Liu <Charlene.Liu@amd.com>
Acked-by: default avatarHarry Wentland <harry.wentland@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent ece4147f

drivers/gpu/drm/amd/display/dc/dml/display_mode_structs.h

+2 −0
Original line number Diff line number Diff line
@@ -111,6 +111,8 @@ struct _vcs_dpi_soc_bounding_box_st { 
	double xfc_bus_transport_time_us;

	double xfc_xbuf_latency_tolerance_us;

	int use_urgent_burst_bw;

	double max_hscl_ratio;

	double max_vscl_ratio;

	struct _vcs_dpi_voltage_scaling_st clock_limits[7];

};