Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d53442e9 authored by Peter De Schrijver's avatar Peter De Schrijver Committed by Mike Turquette
Browse files

clk: tegra: override bits for Tegra114 PLLM 



Define override bits for Tegra114 PLLM.

Signed-off-by: default avatarPeter De Schrijver <pdeschrijver@nvidia.com>
Tested-by: default avatarStephen Warren <swarren@nvidia.com>
Acked-by: default avatarStephen Warren <swarren@nvidia.com>
Signed-off-by: default avatarMike Turquette <mturquette@linaro.org>
[mturquette@linaro.org: fixed up trivial merge conflict]
parent 7b781c72

drivers/clk/tegra/clk-tegra114.c

+9 −0
Original line number Diff line number Diff line
@@ -251,6 +251,10 @@ 
#define CLK_SOURCE_XUSB_DEV_SRC 0x60c

#define CLK_SOURCE_EMC 0x19c



/* PLLM override registers */

#define PMC_PLLM_WB0_OVERRIDE 0x1dc

#define PMC_PLLM_WB0_OVERRIDE_2 0x2b0



static int periph_clk_enb_refcnt[CLK_OUT_ENB_NUM * 32];



static void __iomem *clk_base;
@@ -395,10 +399,13 @@ static struct tegra_clk_pll_params pll_c3_params = { 
static struct div_nmp pllm_nmp = {

	.divm_shift = 0,

	.divm_width = 8,

	.override_divm_shift = 0,

	.divn_shift = 8,

	.divn_width = 8,

	.override_divn_shift = 8,

	.divp_shift = 20,

	.divp_width = 1,

	.override_divp_shift = 27,

};



static struct pdiv_map pllm_p[] = {
@@ -431,6 +438,8 @@ static struct tegra_clk_pll_params pll_m_params = { 
	.max_p = 2,

	.pdiv_tohw = pllm_p,

	.div_nmp = &pllm_nmp,

	.pmc_divnm_reg = PMC_PLLM_WB0_OVERRIDE,

	.pmc_divp_reg = PMC_PLLM_WB0_OVERRIDE_2,

};



static struct div_nmp pllp_nmp = {