Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d364a77d authored Jul 11, 2014 by Mikko Perttunen Committed by Peter De Schrijver Sep 18, 2014

ARM: tegra: Add PLL_M_UD and PLL_C_UD to tegra124-car binding header



Add these clocks to the binding header so that EMC timings that have
them as parent can refer to the clocks.

Signed-off-by: Mikko Perttunen <mperttunen@nvidia.com>

parent 9e82bf01

include/dt-bindings/clock/tegra124-car.h

+5 −1

Original line number	Diff line number	Diff line
		@@ -337,6 +337,10 @@
		#define TEGRA124_CLK_DSIB_MUX 310
		#define TEGRA124_CLK_SOR0_LVDS 311
		#define TEGRA124_CLK_XUSB_SS_DIV2 312
		#define TEGRA124_CLK_CLK_MAX 313

		#define TEGRA124_CLK_PLL_M_UD 313
		#define TEGRA124_CLK_PLL_C_UD 314

		#define TEGRA124_CLK_CLK_MAX 315

		#endif /* _DT_BINDINGS_CLOCK_TEGRA124_CAR_H */