Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d175b6e4 authored by Thomas Petazzoni's avatar Thomas Petazzoni Committed by Jason Cooper
Browse files

ARM: mvebu: add Device Tree description of AHCI interfaces on Armada 38x 



The Marvell Armada 38x processors contain two AHCI compatible
interfaces. This commit adds the Device Tree description of those
interfaces at the SoC level, and also enables them on the Armada 385
DB platform, which allows access to both interfaces through SATA
ports.

Signed-off-by: default avatarThomas Petazzoni <thomas.petazzoni@free-electrons.com>
Link: https://lkml.kernel.org/r/1397574006-5868-4-git-send-email-thomas.petazzoni@free-electrons.com


Signed-off-by: default avatarJason Cooper <jason@lakedaemon.net>
parent 6eccc52b

arch/arm/boot/dts/armada-385-db.dts

+8 −0
Original line number Original line Diff line number Diff line
@@ -81,6 +81,14 @@ 
				};

				};

			};

			};





			sata@a8000 {

				status = "okay";

			};



			sata@e0000 {

				status = "okay";

			};



			flash@d0000 {

			flash@d0000 {

				status = "okay";

				status = "okay";

				num-cs = <1>;

				num-cs = <1>;

arch/arm/boot/dts/armada-38x.dtsi

+16 −0
Original line number Original line Diff line number Diff line
@@ -365,6 +365,22 @@ 
				reg = <0x72004 0x4>;

				reg = <0x72004 0x4>;

			};

			};





			sata@a8000 {

				compatible = "marvell,armada-380-ahci";

				reg = <0xa8000 0x2000>;

				interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gateclk 15>;

				status = "disabled";

			};



			sata@e0000 {

				compatible = "marvell,armada-380-ahci";

				reg = <0xe0000 0x2000>;

				interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gateclk 30>;

				status = "disabled";

			};



			coredivclk: clock@e4250 {

			coredivclk: clock@e4250 {

				compatible = "marvell,armada-380-corediv-clock";

				compatible = "marvell,armada-380-corediv-clock";

				reg = <0xe4250 0xc>;

				reg = <0xe4250 0xc>;