Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit cf5ee64c authored by Alim Akhtar's avatar Alim Akhtar Committed by Sylwester Nawrocki
Browse files

clk: samsung: exynos7: Correct CMU_TOP0 clocks names 



This patch renames CMU_TOP0 clocks names to match with user manual.

Signed-off-by: default avatarAlim Akhtar <alim.akhtar@samsung.com>
Signed-off-by: default avatarSylwester Nawrocki <s.nawrocki@samsung.com>
parent 2cbb5157

drivers/clk/samsung/clk-exynos7.c

+37 −30
Original line number Diff line number Diff line
@@ -230,30 +230,30 @@ CLK_OF_DECLARE(exynos7_clk_topc, "samsung,exynos7-clock-topc", 
#define ENABLE_SCLK_TOP0_PERIC3		0x0A3C



/* List of parent clocks for Muxes in CMU_TOP0 */

PNAME(mout_bus0_pll_p)	= { "fin_pll", "dout_sclk_bus0_pll" };

PNAME(mout_bus1_pll_p)	= { "fin_pll", "dout_sclk_bus1_pll" };

PNAME(mout_cc_pll_p)	= { "fin_pll", "dout_sclk_cc_pll" };

PNAME(mout_mfc_pll_p)	= { "fin_pll", "dout_sclk_mfc_pll" };

PNAME(mout_aud_pll_p)	= { "fin_pll", "dout_sclk_aud_pll" };

PNAME(mout_top0_bus0_pll_user_p)	= { "fin_pll", "sclk_bus0_pll_a" };

PNAME(mout_top0_bus1_pll_user_p)	= { "fin_pll", "sclk_bus1_pll_a" };

PNAME(mout_top0_cc_pll_user_p)	= { "fin_pll", "sclk_cc_pll_a" };

PNAME(mout_top0_mfc_pll_user_p)	= { "fin_pll", "sclk_mfc_pll_a" };

PNAME(mout_top0_aud_pll_user_p)	= { "fin_pll", "sclk_aud_pll" };



PNAME(mout_top0_half_bus0_pll_p) = {"mout_top0_bus0_pll",

PNAME(mout_top0_bus0_pll_half_p) = {"mout_top0_bus0_pll_user",

	"ffac_top0_bus0_pll_div2"};

PNAME(mout_top0_half_bus1_pll_p) = {"mout_top0_bus1_pll",

PNAME(mout_top0_bus1_pll_half_p) = {"mout_top0_bus1_pll_user",

	"ffac_top0_bus1_pll_div2"};

PNAME(mout_top0_half_cc_pll_p) = {"mout_top0_cc_pll",

PNAME(mout_top0_cc_pll_half_p) = {"mout_top0_cc_pll_user",

	"ffac_top0_cc_pll_div2"};

PNAME(mout_top0_half_mfc_pll_p) = {"mout_top0_mfc_pll",

PNAME(mout_top0_mfc_pll_half_p) = {"mout_top0_mfc_pll_user",

	"ffac_top0_mfc_pll_div2"};



PNAME(mout_top0_group1) = {"mout_top0_half_bus0_pll",

	"mout_top0_half_bus1_pll", "mout_top0_half_cc_pll",

	"mout_top0_half_mfc_pll"};

PNAME(mout_top0_group1) = {"mout_top0_bus0_pll_half",

	"mout_top0_bus1_pll_half", "mout_top0_cc_pll_half",

	"mout_top0_mfc_pll_half"};

PNAME(mout_top0_group3) = {"ioclk_audiocdclk0",

	"ioclk_audiocdclk1", "ioclk_spdif_extclk",

	"mout_top0_aud_pll", "mout_top0_half_bus0_pll",

	"mout_top0_half_bus1_pll"};

PNAME(mout_top0_group4) = {"ioclk_audiocdclk1", "mout_top0_aud_pll",

	"mout_top0_half_bus0_pll", "mout_top0_half_bus1_pll"};

	"mout_top0_aud_pll_user", "mout_top0_bus0_pll_half",

	"mout_top0_bus1_pll_half"};

PNAME(mout_top0_group4) = {"ioclk_audiocdclk1", "mout_top0_aud_pll_user",

	"mout_top0_bus0_pll_half", "mout_top0_bus1_pll_half"};



static unsigned long top0_clk_regs[] __initdata = {

	MUX_SEL_TOP00,
@@ -275,19 +275,24 @@ static unsigned long top0_clk_regs[] __initdata = { 
};



static struct samsung_mux_clock top0_mux_clks[] __initdata = {

	MUX(0, "mout_top0_aud_pll", mout_aud_pll_p, MUX_SEL_TOP00, 0, 1),

	MUX(0, "mout_top0_mfc_pll", mout_mfc_pll_p, MUX_SEL_TOP00, 4, 1),

	MUX(0, "mout_top0_cc_pll", mout_cc_pll_p, MUX_SEL_TOP00, 8, 1),

	MUX(0, "mout_top0_bus1_pll", mout_bus1_pll_p, MUX_SEL_TOP00, 12, 1),

	MUX(0, "mout_top0_bus0_pll", mout_bus0_pll_p, MUX_SEL_TOP00, 16, 1),



	MUX(0, "mout_top0_half_mfc_pll", mout_top0_half_mfc_pll_p,

	MUX(0, "mout_top0_aud_pll_user", mout_top0_aud_pll_user_p,

		MUX_SEL_TOP00, 0, 1),

	MUX(0, "mout_top0_mfc_pll_user", mout_top0_mfc_pll_user_p,

		MUX_SEL_TOP00, 4, 1),

	MUX(0, "mout_top0_cc_pll_user", mout_top0_cc_pll_user_p,

		MUX_SEL_TOP00, 8, 1),

	MUX(0, "mout_top0_bus1_pll_user", mout_top0_bus1_pll_user_p,

		MUX_SEL_TOP00, 12, 1),

	MUX(0, "mout_top0_bus0_pll_user", mout_top0_bus0_pll_user_p,

		MUX_SEL_TOP00, 16, 1),



	MUX(0, "mout_top0_mfc_pll_half", mout_top0_mfc_pll_half_p,

		MUX_SEL_TOP01, 4, 1),

	MUX(0, "mout_top0_half_cc_pll", mout_top0_half_cc_pll_p,

	MUX(0, "mout_top0_cc_pll_half", mout_top0_cc_pll_half_p,

		MUX_SEL_TOP01, 8, 1),

	MUX(0, "mout_top0_half_bus1_pll", mout_top0_half_bus1_pll_p,

	MUX(0, "mout_top0_bus1_pll_half", mout_top0_bus1_pll_half_p,

		MUX_SEL_TOP01, 12, 1),

	MUX(0, "mout_top0_half_bus0_pll", mout_top0_half_bus0_pll_p,

	MUX(0, "mout_top0_bus0_pll_half", mout_top0_bus0_pll_half_p,

		MUX_SEL_TOP01, 16, 1),



	MUX(0, "mout_aclk_peric1_66", mout_top0_group1, MUX_SEL_TOP03, 12, 2),
@@ -362,10 +367,12 @@ static struct samsung_gate_clock top0_gate_clks[] __initdata = { 
};



static struct samsung_fixed_factor_clock top0_fixed_factor_clks[] __initdata = {

	FFACTOR(0, "ffac_top0_bus0_pll_div2", "mout_top0_bus0_pll", 1, 2, 0),

	FFACTOR(0, "ffac_top0_bus1_pll_div2", "mout_top0_bus1_pll", 1, 2, 0),

	FFACTOR(0, "ffac_top0_cc_pll_div2", "mout_top0_cc_pll", 1, 2, 0),

	FFACTOR(0, "ffac_top0_mfc_pll_div2", "mout_top0_mfc_pll", 1, 2, 0),

	FFACTOR(0, "ffac_top0_bus0_pll_div2", "mout_top0_bus0_pll_user",

		1, 2, 0),

	FFACTOR(0, "ffac_top0_bus1_pll_div2", "mout_top0_bus1_pll_user",

		1, 2, 0),

	FFACTOR(0, "ffac_top0_cc_pll_div2", "mout_top0_cc_pll_user", 1, 2, 0),

	FFACTOR(0, "ffac_top0_mfc_pll_div2", "mout_top0_mfc_pll_user", 1, 2, 0),

};



static struct samsung_cmu_info top0_cmu_info __initdata = {