Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ceb7fb9f authored by Jordan Crouse's avatar Jordan Crouse
Browse files

gpu/documentation: Update the bindings for bus frequencies 



Update the documentation to let it be known that the bus-freq, bus-min
and bus-max can have DDR specific components.

Change-Id: Ic0dedbad69f25dd4e5bde61fed35b464338c2b2e
Signed-off-by: default avatarJordan Crouse <jcrouse@codeaurora.org>
parent 29d8367c

Documentation/devicetree/bindings/gpu/adreno-pwrlevels.txt

+37 −2
Original line number Diff line number Diff line
@@ -21,13 +21,29 @@ Properties: 
				This value indicates which qcom,gpu-pwrlevel

				to jump on in case of context aware power level

				jump.

Properties:

Required Properties:

- reg:				Index of the powerlevel (0 = highest perf)

- qcom,gpu-freq			GPU frequency for the powerlevel (in Hz)

- qcom,bus-freq			Index to a bus level (defined by the bus

				settings)

				settings).



- qcom,bus-freq-ddrX		If specified, define the DDR specific bus

				frequency for the power level.  X will be the

				return value from of_fdt_get_ddrtype().



Optional Properties:

- qcom,bus-min			Minimum bus level to set for the power level



- qcom,bus-min-ddrX		If specified, define the DDR specific minimum

				bus level for the power level.  X will be the

				return value from of_fdt_get_ddrtype().



- qcom,bus-max			maximum bus level to set for the power level



- qcom,bus-max-ddrX		If specified, define the DDR specific maximum

				bus level for the power level.  X will be the

				return value from of_fdt_get_ddrtype().



- qcom,dvm-val:			Value that is used as a register setting for

				the ACD power feature. It helps determine the

				threshold for when ACD activates. 0xFFFFFFFF
@@ -43,3 +59,22 @@ qcom,gpu-pwrlevel@6 { 
	qcom,bus-max = <0>;

	qcom,dvm-val = <0xffffffff>;

};



Example for DDR4/DDR5 specific part:



qcom,gpu-pwrlevel@6 {

	reg = <6>;

	qcom,gpu-freq = <480000000>;



	/* DDR5 */

	qcom,bus-freq-ddr8 = <10>;

	qcom,bus-min-ddr8 = <9>;

	qcom,bus-max-ddr8 = <11>;



	/* DDR 4 */

	qcom,bus-freq-ddr7 = <9>;

	qcom,bus-min-ddr7 = <7>;

	qcom,bus-max-ddr7 = <9>;



	qcom,dvm-val = <0xffffffff>;

};