Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit cd4b519a authored by Vipul Kumar Samar's avatar Vipul Kumar Samar Committed by Mike Turquette
Browse files

CLK: SPEAr: Add missing clocks 



This patch adds missing clocks: twd and macb.

Signed-off-by: default avatarVipul Kumar Samar <vipulkumar.samar@st.com>
Signed-off-by: default avatarDeepak Sikri <deepak.sikri@st.com>
Signed-off-by: default avatarViresh Kumar <viresh.kumar@linaro.org>
Signed-off-by: default avatarMike Turquette <mturquette@linaro.org>
parent 12499792

drivers/clk/spear/spear1310_clock.c

+4 −0
Original line number Diff line number Diff line
@@ -491,6 +491,10 @@ void __init spear1310_clk_init(void) 
			2);

	clk_register_clkdev(clk, NULL, "ec800620.wdt");



	clk = clk_register_fixed_factor(NULL, "smp_twd_clk", "cpu_clk", 0, 1,

			2);

	clk_register_clkdev(clk, NULL, "smp_twd");



	clk = clk_register_fixed_factor(NULL, "ahb_clk", "pll1_clk", 0, 1,

			6);

	clk_register_clkdev(clk, "ahb_clk", NULL);

drivers/clk/spear/spear1340_clock.c

+4 −0
Original line number Diff line number Diff line
@@ -535,6 +535,10 @@ void __init spear1340_clk_init(void) 
			2);

	clk_register_clkdev(clk, NULL, "ec800620.wdt");



	clk = clk_register_fixed_factor(NULL, "smp_twd_clk", "cpu_clk", 0, 1,

			2);

	clk_register_clkdev(clk, NULL, "smp_twd");



	clk = clk_register_mux(NULL, "ahb_clk", ahb_parents,

			ARRAY_SIZE(ahb_parents), 0, SPEAR1340_SYS_CLK_CTRL,

			SPEAR1340_HCLK_SRC_SEL_SHIFT,

drivers/clk/spear/spear3xx_clock.c

+8 −0
Original line number Diff line number Diff line
@@ -288,6 +288,14 @@ static void __init spear320_clk_init(void) 
			4);

	clk_register_clkdev(clk, "i2s_sclk", NULL);



	clk = clk_register_fixed_factor(NULL, "macb1_clk", "ras_apb_clk", 0, 1,

			1);

	clk_register_clkdev(clk, "hclk", "aa000000.eth");



	clk = clk_register_fixed_factor(NULL, "macb2_clk", "ras_apb_clk", 0, 1,

			1);

	clk_register_clkdev(clk, "hclk", "ab000000.eth");



	clk = clk_register_mux(NULL, "rs485_clk", uartx_parents,

			ARRAY_SIZE(uartx_parents), CLK_SET_RATE_PARENT,

			SPEAR320_EXT_CTRL_REG, SPEAR320_RS485_PCLK_SHIFT,