Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit cd183740 authored by Tomasz Nowicki's avatar Tomasz Nowicki Committed by Bjorn Helgaas
Browse files

PCI/ACPI: Add ThunderX pass2.x 2nd node MCFG quirk 



Currently SoCs pass2.x do not emulate EA headers for ACPI boot method at
all.  However, for pass2.x some devices (like EDAC) advertise incorrect
base addresses in their BARs which results in driver probe failure during
resource request.  Since all problematic blocks are on 2nd NUMA node under
domain 10 add necessary quirk entry to obtain BAR addresses correction
using EA header emulation.

Fixes: 44f22bd9 ("PCI: Add MCFG quirks for Cavium ThunderX pass2.x host controller")
Signed-off-by: default avatarTomasz Nowicki <tn@semihalf.com>
Signed-off-by: default avatarBjorn Helgaas <bhelgaas@google.com>
Acked-by: default avatarRobert Richter <rrichter@cavium.com>
CC: stable@vger.kernel.org	# v4.10+
parent ced414a1

drivers/acpi/pci_mcfg.c

+1 −0
Original line number Diff line number Diff line
@@ -101,6 +101,7 @@ static struct mcfg_fixup mcfg_quirks[] = { 
	/* SoC pass2.x */

	THUNDER_PEM_QUIRK(1, 0),

	THUNDER_PEM_QUIRK(1, 1),

	THUNDER_ECAM_QUIRK(1, 10),



	/* SoC pass1.x */

	THUNDER_PEM_QUIRK(2, 0),	/* off-chip devices */