Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit cbde5ebc authored by Chris Dearman's avatar Chris Dearman Committed by Ralf Baechle
Browse files

[MIPS] lockdep: Handle interrupts in R3000 style c0_status register. 



Check the IEP bit for R3000 style processors when checking to see if
interrupts will be reenabled in restore_all.

Signed-off-by: default avatarChris Dearman <chris@mips.com>
Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent eb541cb2

arch/mips/kernel/entry.S

+5 −1
Original line number Diff line number Diff line
@@ -121,7 +121,11 @@ FEXPORT(restore_partial) # restore partial frame 
	SAVE_AT

	SAVE_TEMP

	LONG_L	v0, PT_STATUS(sp)

	and	v0, 1

#if defined(CONFIG_CPU_R3000) || defined(CONFIG_CPU_TX39XX)

	and	v0, ST0_IEP

#else

	and	v0, ST0_IE

#endif

	beqz	v0, 1f

	jal	trace_hardirqs_on

	b	2f