Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c87925bf authored by Igal Liberman's avatar Igal Liberman Committed by Herbert Xu
Browse files

crypto: inside-secure - enable single WR in DSE configuration 



When enable_single_wr is not enabled, the DSE will only write those
parts of a result descriptor that need updating, which means a final
result descriptor will be written in 2 or 3 smaller transfers.
When enable_single_wr is enabled the DSE will combine these 2-3
updates into one large write transfer, generally improving performance.

Signed-off-by: default avatarIgal Liberman <igall@marvell.com>
Signed-off-by: default avatarAntoine Tenart <antoine.tenart@free-electrons.com>
Signed-off-by: default avatarHerbert Xu <herbert@gondor.apana.org.au>
parent 39ba1bb4

drivers/crypto/inside-secure/safexcel.c

+1 −0
Original line number Diff line number Diff line
@@ -329,6 +329,7 @@ static int safexcel_hw_init(struct safexcel_crypto_priv *priv) 
	val = EIP197_HIA_DSE_CFG_DIS_DEBUG;

	val |= EIP197_HIA_DxE_CFG_MIN_DATA_SIZE(7) | EIP197_HIA_DxE_CFG_MAX_DATA_SIZE(8);

	val |= EIP197_HIA_DxE_CFG_DATA_CACHE_CTRL(WR_CACHE_3BITS);

	val |= EIP197_HIA_DSE_CFG_EN_SINGLE_WR;

	writel(val, priv->base + EIP197_HIA_DSE_CFG);



	/* Leave the DSE threads reset state */

drivers/crypto/inside-secure/safexcel.h

+1 −0
Original line number Diff line number Diff line
@@ -143,6 +143,7 @@ 
#define EIP197_HIA_DxE_CFG_CTRL_CACHE_CTRL(n)	(((n) & 0x7) << 20)

#define EIP197_HIA_DxE_CFG_MAX_CTRL_SIZE(n)	((n) << 24)

#define EIP197_HIA_DFE_CFG_DIS_DEBUG		(BIT(31) | BIT(29))

#define EIP197_HIA_DSE_CFG_EN_SINGLE_WR		BIT(29)

#define EIP197_HIA_DSE_CFG_DIS_DEBUG		BIT(31)



/* EIP197_HIA_DFE/DSE_THR_CTRL */