Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c7e5301a authored by Daniel J Blueman's avatar Daniel J Blueman Committed by Borislav Petkov
Browse files

amd64_edac: Fix type usage in NB IDs and memory ranges 



Use appropriate types for northbridge IDs and memory ranges. Mark
immutable data const and keep within compilation unit on related
structures.

Signed-off-by: default avatarDaniel J Blueman <daniel@numascale-asia.com>
Link: http://lkml.kernel.org/r/1354265060-22956-2-git-send-email-daniel@numascale-asia.com


[Boris: Drop arg change to node_to_amd_nb]
Signed-off-by: default avatarBorislav Petkov <bp@alien8.de>
parent e2c0bffe

drivers/edac/amd64_edac.c

+13 −13
Original line number Diff line number Diff line
@@ -31,7 +31,7 @@ static struct ecc_settings **ecc_stngs; 
 *

 *FIXME: Produce a better mapping/linearisation.

 */

struct scrubrate {

static const struct scrubrate {

       u32 scrubval;           /* bit pattern for scrub rate */

       u32 bandwidth;          /* bandwidth consumed (bytes/sec) */

} scrubrates[] = {
@@ -239,7 +239,7 @@ static int amd64_get_scrub_rate(struct mem_ctl_info *mci) 
 * DRAM base/limit associated with node_id

 */

static bool amd64_base_limit_match(struct amd64_pvt *pvt, u64 sys_addr,

				   unsigned nid)

				   u8 nid)

{

	u64 addr;
@@ -265,7 +265,7 @@ static struct mem_ctl_info *find_mc_by_sys_addr(struct mem_ctl_info *mci, 
						u64 sys_addr)

{

	struct amd64_pvt *pvt;

	unsigned node_id;

	u8 node_id;

	u32 intlv_en, bits;



	/*
@@ -1327,7 +1327,7 @@ static u8 f1x_determine_channel(struct amd64_pvt *pvt, u64 sys_addr, 
}



/* Convert the sys_addr to the normalized DCT address */

static u64 f1x_get_norm_dct_addr(struct amd64_pvt *pvt, unsigned range,

static u64 f1x_get_norm_dct_addr(struct amd64_pvt *pvt, u8 range,

				 u64 sys_addr, bool hi_rng,

				 u32 dct_sel_base_addr)

{
@@ -1403,7 +1403,7 @@ static int f10_process_possible_spare(struct amd64_pvt *pvt, u8 dct, int csrow) 
 *	-EINVAL:  NOT FOUND

 *	0..csrow = Chip-Select Row

 */

static int f1x_lookup_addr_in_dct(u64 in_addr, u32 nid, u8 dct)

static int f1x_lookup_addr_in_dct(u64 in_addr, u8 nid, u8 dct)

{

	struct mem_ctl_info *mci;

	struct amd64_pvt *pvt;
@@ -1701,7 +1701,7 @@ static struct amd64_family_type amd64_family_types[] = { 
 *

 * Algorithm courtesy of Ross LaFetra from AMD.

 */

static u16 x4_vectors[] = {

static const u16 x4_vectors[] = {

	0x2f57, 0x1afe, 0x66cc, 0xdd88,

	0x11eb, 0x3396, 0x7f4c, 0xeac8,

	0x0001, 0x0002, 0x0004, 0x0008,
@@ -1740,7 +1740,7 @@ static u16 x4_vectors[] = { 
	0x19a9, 0x2efe, 0xb5cc, 0x6f88,

};



static u16 x8_vectors[] = {

static const u16 x8_vectors[] = {

	0x0145, 0x028a, 0x2374, 0x43c8, 0xa1f0, 0x0520, 0x0a40, 0x1480,

	0x0211, 0x0422, 0x0844, 0x1088, 0x01b0, 0x44e0, 0x23c0, 0xed80,

	0x1011, 0x0116, 0x022c, 0x0458, 0x08b0, 0x8c60, 0x2740, 0x4e80,
@@ -1762,7 +1762,7 @@ static u16 x8_vectors[] = { 
	0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x2000, 0x4000, 0x8000,

};



static int decode_syndrome(u16 syndrome, u16 *vectors, unsigned num_vecs,

static int decode_syndrome(u16 syndrome, const u16 *vectors, unsigned num_vecs,

			   unsigned v_dim)

{

	unsigned int i, err_sym;
@@ -2196,7 +2196,7 @@ static void get_cpus_on_this_dct_cpumask(struct cpumask *mask, u16 nid) 
}



/* check MCG_CTL on all the cpus on this node */

static bool amd64_nb_mce_bank_enabled_on_node(unsigned nid)

static bool amd64_nb_mce_bank_enabled_on_node(u16 nid)

{

	cpumask_var_t mask;

	int cpu, nbe;
@@ -2229,7 +2229,7 @@ static bool amd64_nb_mce_bank_enabled_on_node(unsigned nid) 
	return ret;

}



static int toggle_ecc_err_reporting(struct ecc_settings *s, u8 nid, bool on)

static int toggle_ecc_err_reporting(struct ecc_settings *s, u16 nid, bool on)

{

	cpumask_var_t cmask;

	int cpu;
@@ -2267,7 +2267,7 @@ static int toggle_ecc_err_reporting(struct ecc_settings *s, u8 nid, bool on) 
	return 0;

}



static bool enable_ecc_error_reporting(struct ecc_settings *s, u8 nid,

static bool enable_ecc_error_reporting(struct ecc_settings *s, u16 nid,

				       struct pci_dev *F3)

{

	bool ret = true;
@@ -2319,7 +2319,7 @@ static bool enable_ecc_error_reporting(struct ecc_settings *s, u8 nid, 
	return ret;

}



static void restore_ecc_error_reporting(struct ecc_settings *s, u8 nid,

static void restore_ecc_error_reporting(struct ecc_settings *s, u16 nid,

					struct pci_dev *F3)

{

	u32 value, mask = 0x3;		/* UECC/CECC enable */
@@ -2358,7 +2358,7 @@ static const char *ecc_msg = 
	"'ecc_enable_override'.\n"

	" (Note that use of the override may cause unknown side effects.)\n";



static bool ecc_enabled(struct pci_dev *F3, u8 nid)

static bool ecc_enabled(struct pci_dev *F3, u16 nid)

{

	u32 value;

	u8 ecc_en = 0;

drivers/edac/amd64_edac.h

+3 −3
Original line number Diff line number Diff line
@@ -334,7 +334,7 @@ struct amd64_pvt { 
	/* pci_device handles which we utilize */

	struct pci_dev *F1, *F2, *F3;



	unsigned mc_node_id;	/* MC index of this MC node */

	u16 mc_node_id;		/* MC index of this MC node */

	int ext_model;		/* extended model value of this node */

	int channel_count;
@@ -387,7 +387,7 @@ struct err_info { 
	u32 offset;

};



static inline u64 get_dram_base(struct amd64_pvt *pvt, unsigned i)

static inline u64 get_dram_base(struct amd64_pvt *pvt, u8 i)

{

	u64 addr = ((u64)pvt->ranges[i].base.lo & 0xffff0000) << 8;
@@ -397,7 +397,7 @@ static inline u64 get_dram_base(struct amd64_pvt *pvt, unsigned i) 
	return (((u64)pvt->ranges[i].base.hi & 0x000000ff) << 40) | addr;

}



static inline u64 get_dram_limit(struct amd64_pvt *pvt, unsigned i)

static inline u64 get_dram_limit(struct amd64_pvt *pvt, u8 i)

{

	u64 lim = (((u64)pvt->ranges[i].lim.lo & 0xffff0000) << 8) | 0x00ffffff;