Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c708535e authored by Shaoyun Liu's avatar Shaoyun Liu Committed by Alex Deucher
Browse files

drm/amdgpu: Add WREG32_SOC15_NO_KIQ macro define 



Signed-off-by: default avatarShaoyun Liu <Shaoyun.Liu@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 8fdf074f

drivers/gpu/drm/amd/amdgpu/soc15_common.h

+7 −0
Original line number Diff line number Diff line
@@ -77,6 +77,13 @@ struct nbio_pcie_index_data { 
		(3 == reg##_BASE_IDX ? ip##_BASE__INST##inst##_SEG3 + reg : \

		(ip##_BASE__INST##inst##_SEG4 + reg))))), value)



#define WREG32_SOC15_NO_KIQ(ip, inst, reg, value) \

	WREG32_NO_KIQ( (0 == reg##_BASE_IDX ? ip##_BASE__INST##inst##_SEG0 + reg : \

		(1 == reg##_BASE_IDX ? ip##_BASE__INST##inst##_SEG1 + reg : \

		(2 == reg##_BASE_IDX ? ip##_BASE__INST##inst##_SEG2 + reg : \

		(3 == reg##_BASE_IDX ? ip##_BASE__INST##inst##_SEG3 + reg : \

		(ip##_BASE__INST##inst##_SEG4 + reg))))), value)



#define WREG32_SOC15_OFFSET(ip, inst, reg, offset, value) \

	WREG32( (0 == reg##_BASE_IDX ? ip##_BASE__INST##inst##_SEG0 + reg : \

		(1 == reg##_BASE_IDX ? ip##_BASE__INST##inst##_SEG1 + reg : \