Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c69c0e3c authored by qctecmdr Service's avatar qctecmdr Service Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: Remove xo clock from video clock sequence"

parents b6070a2b 26029773
Loading
Loading
Loading
Loading
+4 −7
Original line number Diff line number Diff line
@@ -23,20 +23,17 @@
		vcodec-supply = <&mvs0_gdsc>;

		/* Clocks */
		clock-names =  "gcc_video_axi0",
			"ahb_clk", "xo_clk",
		clock-names = "gcc_video_axi0", "ahb_clk",
			"core_clk", "vcodec_clk";
		clocks = <&clock_gcc GCC_VIDEO_AXI0_CLK>,
			<&clock_videocc VIDEO_CC_AHB_CLK>,
			<&clock_videocc VIDEO_CC_XO_CLK>,
			<&clock_videocc VIDEO_CC_MVS0C_CLK>,
			<&clock_videocc VIDEO_CC_MVS0_CLK>;
		qcom,proxy-clock-names = "gcc_video_axi0",
					"ahb_clk", "xo_clk",
		qcom,proxy-clock-names = "gcc_video_axi0", "ahb_clk",
					"core_clk", "vcodec_clk";
		/* Mask: Bit0: Clock Scaling, Bit1: Mem Retention*/
		qcom,clock-configs = <0x0 0x0 0x0 0x1 0x1>;
		qcom,allowed-clock-rates = <240000000 338000000
		qcom,clock-configs = <0x0 0x0 0x1 0x1>;
		qcom,allowed-clock-rates = <239999999 338000000
						366000000 444000000>;
		resets = <&clock_gcc GCC_VIDEO_AXI0_CLK_ARES>,
			<&clock_videocc VIDEO_CC_MVS0C_CLK_ARES>;