Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c11333cc authored by Geert Uytterhoeven's avatar Geert Uytterhoeven Committed by Simon Horman
Browse files

ARM: dts: r8a73a4: Add INTC-SYS clock to device tree 



Link the ARM GIC to the INTC-SYS module clock and the C4 power domain,
so it can be power managed using that clock in the future.

Note that currently the GIC-400 driver doesn't support module clocks nor
Runtime PM, so this must be handled as a critical clock.

Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 69ed50de

arch/arm/boot/dts/r8a73a4.dtsi

+9 −4
Original line number Diff line number Diff line
@@ -467,6 +467,9 @@ 
			<0 0xf1004000 0 0x2000>,

			<0 0xf1006000 0 0x2000>;

		interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;

		clocks = <&mstp4_clks R8A73A4_CLK_INTC_SYS>;

		clock-names = "clk";

		power-domains = <&pd_c4>;

	};



	bsc: bus@fec10000 {
@@ -725,16 +728,18 @@ 
		mstp4_clks: mstp4_clks@e6150140 {

			compatible = "renesas,r8a73a4-mstp-clocks", "renesas,cpg-mstp-clocks";

			reg = <0 0xe6150140 0 4>, <0 0xe615004c 0 4>;

			clocks = <&main_div2_clk>, <&main_div2_clk>,

			clocks = <&main_div2_clk>, <&cpg_clocks R8A73A4_CLK_ZS>,

				 <&main_div2_clk>,

				 <&cpg_clocks R8A73A4_CLK_HP>,

				 <&cpg_clocks R8A73A4_CLK_HP>;

			#clock-cells = <1>;

			clock-indices = <

				R8A73A4_CLK_IRQC R8A73A4_CLK_IIC5

				R8A73A4_CLK_IIC4 R8A73A4_CLK_IIC3

				R8A73A4_CLK_IRQC R8A73A4_CLK_INTC_SYS

				R8A73A4_CLK_IIC5 R8A73A4_CLK_IIC4

				R8A73A4_CLK_IIC3

			>;

			clock-output-names =

				"irqc", "iic5", "iic4", "iic3";

				"irqc", "intc-sys", "iic5", "iic4", "iic3";

		};

		mstp5_clks: mstp5_clks@e6150144 {

			compatible = "renesas,r8a73a4-mstp-clocks", "renesas,cpg-mstp-clocks";

include/dt-bindings/clock/r8a73a4-clock.h

+1 −0
Original line number Diff line number Diff line
@@ -54,6 +54,7 @@ 
#define R8A73A4_CLK_IIC3	11

#define R8A73A4_CLK_IIC4	10

#define R8A73A4_CLK_IIC5	9

#define R8A73A4_CLK_INTC_SYS	8

#define R8A73A4_CLK_IRQC	7



/* MSTP5 */