Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit bcef993b authored by qctecmdr's avatar qctecmdr Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: Add clk levels for icp in KONA & LITO"

parents 24fe6e2f efca7e4e

qcom/kona-camera.dtsi

+6 −1
Original line number Diff line number Diff line
@@ -1523,6 +1523,7 @@ 
			"icp_ahb_clk",

			"icp_clk_src",

			"icp_clk";

		src-clock-name = "icp_clk_src";

		clocks =

			<&clock_camcc CAM_CC_FAST_AHB_CLK_SRC>,

			<&clock_camcc CAM_CC_ICP_AHB_CLK>,
@@ -1530,9 +1531,13 @@ 
			<&clock_camcc CAM_CC_ICP_CLK>;



		clock-rates =

			<100000000 0 400000000 0>,

			<200000000 0 480000000 0>,

			<300000000 0 600000000 0>,

			<400000000 0 600000000 0>,

			<400000000 0 600000000 0>;

		clock-cntl-level = "svs", "turbo";

		clock-cntl-level = "lowsvs", "svs", "svs_l1",

				"nominal", "turbo";

		fw_name = "CAMERA_ICP.elf";

		ubwc-ipe-fetch-cfg = <0x707b 0x7083>;

		ubwc-ipe-write-cfg = <0x161ef 0x1620f>;

qcom/lito-camera.dtsi

+8 −3
Original line number Diff line number Diff line
@@ -782,6 +782,7 @@ 
			"icp_ahb_clk",

			"icp_clk_src",

			"icp_clk";

		src-clock-name = "icp_clk_src";

		clocks =

			<&camcc CAM_CC_FAST_AHB_CLK_SRC>,

			<&camcc CAM_CC_ICP_AHB_CLK>,
@@ -789,9 +790,13 @@ 
			<&camcc CAM_CC_ICP_CLK>;



		clock-rates =

			<200000000 0 400000000 0>,

			<300000000 0 600000000 0>;

		clock-cntl-level = "svs", "svs_l1";

			<100000000 0 400000000 0>,

			<200000000 0 480000000 0>,

			<300000000 0 600000000 0>,

			<400000000 0 600000000 0>,

			<400000000 0 600000000 0>;

		clock-cntl-level = "lowsvs", "svs", "svs_l1",

					"nominal", "turbo";

		fw_name = "CAMERA_ICP.elf";

		ubwc-cfg = <0x1073 0x101CF>;

		qos-val = <0x00000A0A>;