Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit bbe54d78 authored by Sergei Shtylyov's avatar Sergei Shtylyov Committed by David S. Miller
Browse files

hpt366: fix clock turnaround 



DPLL clock (0x21) should be used for writes and PCI clock (0x23) for reads,
not vice versa.

Signed-off-by: default avatarSergei Shtylyov <sshtylyov@ru.mvista.com>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent 5d3f1a49

drivers/ide/hpt366.c

+1 −1
Original line number Diff line number Diff line
@@ -838,7 +838,7 @@ static void hpt3xxn_set_clock(ide_hwif_t *hwif, u8 mode) 


static void hpt3xxn_rw_disk(ide_drive_t *drive, struct request *rq)

{

	hpt3xxn_set_clock(drive->hwif, rq_data_dir(rq) ? 0x23 : 0x21);

	hpt3xxn_set_clock(drive->hwif, rq_data_dir(rq) ? 0x21 : 0x23);

}



/**